

---

Digital Logic

---

This is a conundrum. An introductory course on computer organization and design should focus on concepts rather than on engineering detail (I assume students are not focused on hardware design) and should explain the subject from a programmer's point of view and emphasize consequences for programmers. Normally, I would omit logic design altogether. But perhaps I can give you a taste of it without getting bogged down in details.

Logic operators are abstractions for specifying transformations of binary signals. The simplest logic circuits are combinational. This means that they do not operate with memory, or state. Combinational circuits may be abstracted as Boolean functions, which are familiar to us from our study of sentential logic (also called propositional calculus).

The mathematical concept underlying combinational logic is that of n-place Boolean function. A Boolean function specifies what operation we want a combinational circuit to compute. In all cases, there are many implementations of a given Boolean function. To speak of this, we need terminology to specify Boolean functions, and means to describe particular implementations. Diagrams will describe implementations, and formulas from sentential logic will specify Boolean functions.

Physically, combinational circuits are constructed by wiring together some number of logic gates, which have names like 'NOT', 'AND', 'OR', 'XOR', 'NAND', 'NOR', and 'XNOR'. The most familiar gates correspond to familiar binary sentential connectives. Other gates correspond to slightly less familiar binary sentential connectives (e.g., '+', "downward arrow", and '|'). Of course, the most familiar sentential connectives are binary, while logic gates may have more than two inputs (and, to a lesser extent, more than one output). Multiple-input 'NAND', 'NOR', and 'XNOR' gates are defined as the negations of multiple-input 'AND', 'OR', and 'XOR' gates, respectively. I will tell you the Boolean function that multiple-input 'XOR' gates compute in a moment.

An n-place Boolean function is a map from  $\{T, F\}^n$  to  $\{T, F\}$ . For each 'n', there are  $2^{(2^n)}$  n-place Boolean functions. It is convenient to identify a connective with the Boolean function it computes. This gives us  $2^{(2^n)}$  n-ary connectives. We will look at all connectives with  $n \leq 2$ .

There are two 0-place Boolean functions, 'T' and 'F'. The corresponding connectives---which are not representable as ASCII characters---are 'T' and 'inv. T'. There are four unary connectives, but only negation is of any interest. There are sixteen binary connectives, but only the last ten listed below are "really binary". I provide a correspondence table, which can be used for reference. I list all sixteen two-place Boolean functions and the connectives that correspond to them.

Digression: Are these sixteen binary connectives sufficient to compute all Boolean functions? Would it help to add, say, the ternary majority connective '#', which is true whenever a majority of its three arguments is true? No. We can compute everything we need from  $\{\sim, \wedge\}$  or  $\{\sim, \vee\}$ , to give just two of several examples. Still, logicians enjoy naming some interesting (if not strictly necessary) ternary---and higher---connectives.

logic	name	gate	meaning	multiple input
T	true		nullary; always true	
inv. T	false		nullary; always false	
p	--	--	'p'	
q	--	--	'q'	
$\sim p$	not	NOT	not 'p'	
$\sim q$	not	NOT	not 'q'	
$p \wedge q$	and	AND	'p' and 'q'	"all"
$p \vee q$	or	OR	'p' or 'q'	"any"
$p \rightarrow q$	conditional	--	if 'p', then 'q'	
$p \leftrightarrow q$	biconditional	XNOR	'p' iff 'q'	"not odd"
$p \leftarrow q$	reversed conditional	--	if 'q', then 'p'	
$p + q$	exclusive or	XOR	'p' or 'q', but not both	"odd"
$ $				
$p \vee q$	nor	NOR	neither 'p' nor 'q'	"not any"
$p \mid q$	nand	NAND	not both 'p' and 'q'	"not all"
$p < q$	--	--	(not 'p') and 'q'	
$p > q$	--	--	'p' and (not 'q')	


Remark: None of  $\{\rightarrow, \leftarrow, <, >\}$  is associative or commutative.

We can pair Boolean functions/connectives with their negations:

$\langle T, \text{inv. } T \rangle$ ;  $\langle p, \sim p \rangle$ ;  $\langle q, \sim q \rangle$ ;  $\langle p \wedge q, p \mid q \rangle$ ;  $\langle p \vee q, p \vee q \rangle$ ;  
 $\langle p + q, p \leftrightarrow q \rangle$ ;  $\langle p \rightarrow q, p > q \rangle$ ;  $\langle p \leftarrow q, p < q \rangle$


In other terminology:  $\langle \text{NOT}, \text{ident} \rangle$ ;  $\langle \text{AND}, \text{NAND} \rangle$ ;  $\langle \text{OR}, \text{NOR} \rangle$ ;  $\langle \text{XOR}, \text{XNOR} \rangle$

Example: An electrical device with three inputs (clearly combinational).




To say that the device has no memory is to say that the present output level depends only on the present input levels (and not on the past history of the device).

Consider the two-input 'AND' gate:




We can label the output with a logical formula.


Consider the two-input 'OR' gate:



Now, consider the less familiar two-input 'NAND' gate:




Finally, consider the unfamiliar two-input 'XNOR' gate:



You do not have to know all the logic-gate names or all the logic connectives; they will be provided to you as needed.

Here is the biggest circuit I am willing to draw today:



It should be intuitive that, just as every logical formula is tautologically equivalent to many other quite distinct logical formulas, so the same Boolean function can be implemented by many different circuits (i.e., different combinations of gates). For example, each fully parenthesized Boolean expression (wff) corresponds to a unique tree of sentence symbols and connectives, and thus suggests a particular implementation of the Boolean function.

Whereas the process of converting a logic expression to a logic diagram, and then to an associated hardware realization, is trivial, obtaining a logic expression that leads to the best possible hardware circuit is not. For one thing, the definition of "best" changes depending on the technology and the implementation scheme being used (e.g., custom VLSI, programmable logic, or discrete gates), and on the design goals (e.g., area, time, power, and cost).

For another, the simplification process, if not done via automatic design tools, is not only cumbersome but also imperfect; for example, it might be based on minimizing the number of gates employed, without taking into account the time and energy implications of the wires that connect the gates.

I will not teach you any hand-minimization techniques for logic circuits, which I regard as obsolete.

Today, all digital design of processors and related hardware systems is done using a hardware description language, along with software tools for digital analysis and synthesis. The current specification language is VHDL.

The next step up from combinational logic is sequential logic, which we need to make registers, caches, and memories. You may think of a sequential circuit as a combinational circuit plus timed state elements.


The behavior of a combinational (memoryless) circuit depends only on its current inputs, not on past history. A sequential circuit, on the other hand, has a finite amount of memory whose content, determined by past inputs, affects the current output behavior.

Combinational circuits implement Boolean functions. Sequential circuits implement finite-state machines. In the simplest case, the machine stores the current state. When input is received, the current state is turned into the next state, and then output. State plays a big role in pipelines.

A state element has at least two inputs and one output. The required inputs are the data value to be written into the element, and the clock, which determines when the data value is written. The output from a state element provides the value that was written in an earlier clock cycle. The clock is used to determine when the state element should be written; a state element can be read at any time after it has been written. Note: there exist state elements without clocks, but we ignore them.

Because only state elements can store a data value, any collection of combinational logic must have its inputs come from a set of state elements, and its outputs written into a set of state elements. Below, 'd' = data.

Example:



When a clock signal is received, the value of the data input to a state element is instantaneously stored in the state element. This value is stable until the next clock signal is received.


The state elements provide valid inputs to the combinational logic block. But the combinational logic itself is not instantaneous; rather, it needs time to settle. To ensure that the values written into the state element on the right are valid, the clock must have a long enough period so that all the signals in the combinational logic block stabilize, after which the stable values can be stored into the receiving state element.

Finally, I will give a very brief sketch of how combinational logic may be used to implement a very simple (and slow) adder.

When two bits are added, the sum is a value in the range  $[0, 2]$  that can be represented by a sum bit and a carry bit. A circuit to compute both is known as a half adder. Let me use the symbol '+' to represent 'XOR' (exclusive or). That is, ' $p + q$ ' is equivalent to ' $(p \vee q) \wedge \sim(p \wedge q)$ '.


A moment's reflection shows that a half adder can be implemented with an 'AND' gate and an 'XOR' gate, since  $\text{sum} = 'p + q'$  and  $\text{carry} = 'p \wedge q'$ .

Here is a (possibly unnecessary) illustration of a half adder:




Two inputs are fed into each of two gates, giving us two outputs.

By adding a carry input to a half adder, we get a full adder.



Here is a straightforward implementation of a full adder:



Abstractly, a full adder takes three inputs ('p', 'q', and 'r') and computes two Boolean functions as indicated. There are implementations other than the one shown, and other ways of naming the two Boolean functions.

Some of the other names are:


$$\text{sum} = p + q + r \mid = \mid p <--> q <--> r \mid = \mid (+)^3 pqr.$$

$$c\_out = pq \vee r(p + q) \mid = \mid pq \vee pr \vee qr \mid = \mid \#pqr.$$

'(+)^3' is ternary addition modulo 2. '#' is the ternary majority connective.

Since the output labels---which both specify the Boolean functions the full adder computes and trace the circuit operation---are fully parenthesized, they indicate how an implementing circuit \_was\_ synthesized from simpler Boolean expressions. Thus, we could work backwards, starting with these expressions as the specification, and translating them directly into an implementing circuit.


Noting the reuse of 'p + q', we get a slightly different picture:



A full adder, connected to a state element for holding the carry bit from one cycle to the next, functions as a \_bit-serial\_ adder. A \_ripple-carry adder\_, on the other hand, unfolds the sequential behavior of a bit-serial adder into space, using a cascade of 'k' full adders to add two k-bit numbers. There are a number of faster adders.

Once we have an adder, we can implement, say, a \_counter\_, and so on.

A combinational circuit with 'k' inputs and one output is a hardware realization of a k-place Boolean function.



For example, an 'AND' gate is a hardware realization of a simple two-place Boolean function. It is trivial to write out the truth table. The diagram is self-explanatory.

The output has been labeled with a logical formula. It completely defines the Boolean function realized by this circuit, which here is a single gate.

This logical formula is not unique:  $(p \wedge q) \wedge (p \vee \sim p)$  represents the same Boolean function.

For each function, there is at least one formula that expresses it. Some are more concise. We are not responsible for transforming logical formulae into their "optimal" forms, whatever you might mean by this. Also, when we translate formulae into circuits, we are usually given a vocabulary of what connectives, i.e., what gates, we are allowed to use. The simplest vocabulary is:

' $\wedge$ ', ' $\vee$ ', ' $\sim$ ' ('AND', 'OR', 'NOT').

Suppose someone gives you information about a Boolean function's truth table.

For example, suppose someone says: Three-place Boolean function 'f' is true for '001' and '010', and false everywhere else.

You can write down immediately:  $\sim p.\sim q.r + \sim p.q.\sim r$  With pen and paper, you can more elegantly write:

$$\begin{array}{cc} \text{--} & \text{--} \\ pqr + p\bar{q}r \end{array}$$

i.e., explicitly list the triples that make this function true. This logical formula happens to be in sum-of-products form.

Definition:: sum-of-products form: a Boolean sum of terms, each term being a Boolean product of variables and their complements.

This involves a change of notation. Products are simple concatenation, while sum is indicated by '+'. And complementation is indicated by writing a bar over the variable.

To have one sum-of-products form doesn't mean it's the shortest one.

$$pqr + p\bar{q}r + p\bar{q}\bar{r} + \bar{p}\bar{q}\bar{r} \quad | = \quad | \quad p\bar{r} + p\bar{q} + \bar{q}\bar{r}$$


We are not responsible for transforming the first formula into the second, a process often called optimization.

We are responsible for translating (reasonably nice) formulae directly into circuits.

Consider :  $r + pqr + \bar{p}\bar{q}$




This formula is not fully parenthesized. We try:



Here, the longest path is: **\*\* 'NOT'; 'AND'; 'OR'; 'OR' \*\***.

But equivalently:




Here, the longest path is: **\*\* 'AND'; 'OR'; 'OR' \*\***, which is clearly better (even though the 'NOT' gate is quite short in comparison to the others).

Example:

Consider  $p + q + r + s$ .

There are four inputs. How shall we lay out the 'OR' gates so that the circuit settles as rapidly as possible?

Since 'OR' gates take time to settle, we should construct the shallowest tree possible. Always, this is the most balanced tree possible. This will minimize the longest path from a leaf (variable or subcircuit) to the root (circuit output). On the left, the worst tree. On the right, the best tree.



Exercise: What is the best layout for  $pqr = pq + pr + qr$ ?

## De Morgan's Laws

---

$$\sim(p \wedge q) \mid = \mid (\sim p) \vee (\sim q)$$

$$\sim(p \vee q) \mid = \mid (\sim p) \wedge (\sim q)$$

## Computer Arithmetic

---

We start with addition and subtraction of binary integers.

Humans add binary numbers by acting as bit-serial adders. With a bit of practice, this becomes fairly automatic.

We can mathematically describe this process as repeatedly computing two 3-place Boolean functions, where the three arguments are the two bits 'p' and 'q' plus the carry-in bit 'r = c\_in'. The two Boolean functions are 's' (sum) and 'c' (carry out). We can specify both functions by means of a table.

p	q	r	s	c
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$s = (+)^3 pqr.$   
 $c = \#pqr.$

Note: Efficient humans do \_not\_ add by doing table lookup.

Example:

```
  000111 = 7  (carries not shown)
+ 001101 = 13
-----
  010100 = 20
```

To subtract, we compute a negation and then add.

Example:

```
  000111 = 7  (carries not shown)
+ 111010 = -6
-----
  1|000001 = 1
```

The interpretation of bit patterns as decimal numbers obviously depends on the choice of semantics (natural number or two's complement), but the manipulation of bit patterns does not. There is one addition table above, not one table per semantics.

Computers do addition using registers. We can pretend our two examples take place in 6-bit registers. In the addition, there is no carry out from the result register. In the subtraction, there is a carry out from the result register, but the bit pattern in the result register is entirely correct.

By definition, overflow occurs when the result of an operation cannot be contained in the available hardware, in this case, a 6-bit register. When adding operands of opposite signs, overflow cannot occur.

The relationship between carry out and overflow is much simpler in natural-number semantics. Here, an n-bit register can store any natural number strictly less than  $2^n$ . Therefore, if the true result of an addition is at least  $2^n$ , then overflow has occurred. Moreover, in such a case, the addition algorithm will have produced a carry out.

Example:

```
  111111 = 63  (carries not shown)
+ 111111 = 63
-----
  1|111110 = 62  (correct answer: 126)
```

Here, we have both carry out and overflow. Two's-complement semantics is slightly trickier.

What is the largest two's-complement integer that fits into a 6-bit register?

Answer:  $2^5 - 1 = 31$ .

Therefore, we should be able to produce overflow by adding 16 to itself.

Example:

```
010000 = 16 (carries not shown)
+ 010000 = 16
-----
100000 = -32
```

Even though there was no carry out from the result register, the correct answer (viz., 32) cannot fit into a 6-bit register---if we are using two's-complement semantics to interpret bit patterns. In natural-number semantics, of course, a 6-bit register can hold any natural number up to 63.

Returning to two's-complement semantics, we must say that overflow has occurred. The absence of a 7th bit means that overflow has occurred because the sign bit has been set with the `_value_` of the result, rather than with the proper sign of the result. We have overwritten the sign bit.

Hence, overflow occurs when adding two positive numbers and the sum is negative, or vice versa. This means a carry out has occurred into the sign bit.

A computer can easily have two separate add instructions, one suitable for general addition, with the hardware detecting and signaling overflow, and another suitable for memory-address calculation, with the hardware neither detecting nor signaling overflow. Memory addresses are natural numbers, so the rare overflow problems can be made the programmer's responsibility, saving a bit of work by the hardware.

Thus, that horrible-looking instruction

```
daddiu r1,r1,#-8
```

means "add integer -8 (a 16-bit signed `_immediate_`) to register 'r1', but ignore overflow". The initial 'd' is another story, of no particular interest. But there aren't two `_addition algorithms_`, only the two options of either paying attention to overflow or ignoring it, plus the obvious two options of how to interpret the resulting bit pattern as an integer. Since -8 is negative, it would be sign extended to give a 32-bit signed integer in two's complement. The addition would take place. But the sum, in the case of a memory-address calculation, would be interpreted with natural-number semantics. Again, programmer caution is advised.

Arithmetic in 16-bit registers can be shown with four hex digits.

Example:

```
002c (+44)
+ffff (-1)
----
002b (+43)
```

## Multiplication

---

Multiplication is a bit trickier. There isn't one way to do it. The simplest to explain corresponds to what we learned in lower school (assume positive numbers):

- put multiplier in 32-bit register
- put multiplicand in 64-bit register
- initialize 64-bit product to zero

```
loop:  test lsb of multiplier
        if 1, add multiplicand to product
        shift multiplicand register 1-bit left
        shift multiplier register 1-bit right
        if not done, goto loop
```

Example:


```
    1101  (+13)  multiplicand
x   1011  (+11)  multiplier
-----
    1101
   1101
  0000
 1101
-----
10001111  (+143)  final result (product)
```

The simplest---but inefficient---hardware algorithm puts the multiplicand in a 64-bit register that is shifted left as each new result is added in. The sum is accumulated in a 64-bit product register. The multiplier goes in a 32-bit register that is shifted right to serially highlight each binary digit of the multiplier from right to left.

When the rightmost digit of the (currently shifted) multiplier is 1, we add the shifted multiplicand to the product (accumulator register). After this operation, we shift the multiplicand left and the multiplier right.

Now, the easiest way to multiply two signed numbers is to convert both operands to positive numbers, do traditional multiplication, and remember the signs.

A diagram may help:



The shifting is automatic. The test is primarily to determine if the shifted multiplicand is to be added to the product.

Overflow will occur if the (final) product is too big to fit into 32 bits.

We will not cover integer division or floating-point arithmetic.

## Synthesis Exercises I

---

Definition: A set of connectives is \_complete\_ if they suffice to express an arbitrary Boolean function.

'(+)^3' is ternary addition modulo 2. '(+)^3 pqr' is true iff an odd number of 'p', 'q', and 'r', is true.

Exercise: Show that {'(+)^3', '∧', 'T', 'F'} is complete. (No proper subset is complete).

Exercise: Develop an argument to show that {'(+)^3', '¬', 'T', 'F'} is not complete.

Exercise: Show {'|'} is complete.

Proof:             $\neg p \mid = \mid p \mid p.$   
                  $p \vee q \mid = \mid (\neg p) \mid (\neg q)$

Since {'¬', '∨'} is complete, and since both connectives can be simulated using only '|', {'|'} is complete. QED



Logicians, and circuit designers, are concerned with 'completeness'. As defined earlier, a set of connectives is called \_complete\_ if an arbitrary Boolean function can be computed using only members of this set.

Well-known examples of complete sets are  $\{\sim, '\wedge'\}$  and  $\{\sim, '\vee'\}$ . The synthesis game started by taking sets of connectives and asking if they were complete but may be played without reference to completeness.

1. Show that  $\{\sim, '\rightarrow'\}$  is complete.

$$p \rightarrow q \models \sim p \vee q$$

$$\sim p \rightarrow q \models p \vee q$$

2. Show that  $\{ '\mid '\}$  is complete.

$$\sim p \models p \mid p$$

$$p \vee q \models \sim p \mid \sim q$$

3. 'I' is the ternary 'odd' connective. 'Ipqr' is true iff an odd number of its arguments is true.

Show that  $\{ 'I', '\wedge', 'T', 'F' \}$  is complete.

$$\sim p \models IpTF$$

4. 'P' is the ternary 'even' connective. 'Ppqr' is true iff an even number of its arguments is true.

Synthesize 'P' from  $\{ '\sim', '<-->' \}$ .

$$Ppqr \models \sim Ipqr$$

$$\models \sim [(p + q) + r]$$

$$\models (p + q) <--> r$$

$$\models \sim (p <--> q) <--> r$$

5. '2!' is the ternary 'precisely two' connective. '2!pqr' is true iff precisely two of its arguments are true. Show that  $\{ '2!', 'T' \}$  is complete.

$$\sim p \models 2!pTT$$

$$p \wedge q \models 2!pq(\sim T)$$

6. 'M' is the ternary 'minority' connective. 'Mpqr' is true iff a minority of its arguments is true. Show that  $\{ 'M', 'F' \}$  is complete.

$$\sim p \models MppF$$

$$p \wedge q \models \sim MpqF (\#pqF)$$