COMP5201 - Assignment 4 Sarabraj Singh - 29473858

Question 1

-> Assumptions

is each instruction is 4 bytes is each loop has 8 instructions

Us priect-mapped cache w 16-byte lines: byte offset is 4 bits (24=16) is determine cache misses in the first 16 iterations of the loop.

weach frame .. can hold 4 ops (16-byte line - 4-byte per op)

sue only care about ops that deal we memory accesses. cache lookups only occur we memory references.

is PC (program counter) in crements after every op Ly important -> each iteration of the loop only loads I integer

no instruction

	Memory	Address	Memory Content
$\overline{}$	3a5c50		Load
(3a5c54		0p1
١	3a5c58		0p2
L	3a5c5c		0p3
\sim	3a5c60		0p4
	3a5c64		0p5
	3a5c68		0p6
L	3a5c6c		0p7

no contiguous integers

	Memory Address	Memory Content
	4b6d30	Int1
oluck O	4b6d34	Int2
0)	4b6d38	Int3
<u>_</u>	4b6d3c	Int4
\sim	4b6d40	Int5
slock 1	4b6d44	Int6
1	4b6d48	Int7
J	4b6d4c	Int8
	4b6d50	Int9
1 och 7	4b6d54	Int10
``\	4b6d58	Int11
	4b6d5c	Int12
ا ١	4b6d60	Int13
1xk	4b6d64	Int14
3	4b6d68	Int15
ſ	4b6d6c	Int16

no frame index = memory black # (mod) # of framos

-	
Frame Index	Cache Content at Iteration-Load-Time
0	
1	
2	
3	1 st iter - [3a5c50 to 3a5c5c]
4	5 th iter - [4b6d40 to 4b6d4c]
5	1 st iter - [3a5c50 to 3a5c5c] (9 th , 10 th , 11th, 12 th iter - go between loading [3a5c50 to 3a5c5c] and [4b6d50 to 4b6d5c]
6	1 st iter - [3a5c60 to 3a5c6c] (13 th , 14 th , 15 th , 16 th iter - go between loading [3a5c60 to 3a5c6c] and [4b6d60 to 4b6d6c]
7	
8	
9	
Α	
В	
С	
D	
Е	
F	

-> byte offset is 4 bits (or 1 hoxit) -s there are 16 or (24) frames in this D-cache : the cache index is also 4 bits - therefore the tag index is 8 bits or 2 hexits OR 1 hexit lindex | offset

NO FI = frame index in the cache.

Iter:	<pre>Integer Wanted:</pre>	Expected Cache FI:	Action:	Misses:	Sum of Misses:	
1	4b6d30	3	Nothing in cache. Load [3a5c50->3a5c5c] into FI[5], [3a5c60->3a5c6c] into FI[6] and [4b6d30->4b6d3c] into FI[3]	3		
2	4b6d34	3	[4b6d34] exists at FI[3] in cache. No miss	0	3	(a)\
3	4b6d38	3	[4b6d38] exists at FI[3] in cache. No miss	0		· · · /)
4	4b6d3c	3	[4b6d3c] exists at FI[3] in cache. No miss	0		4
5	4b6d40	4	Expected [4b6d40] at FI[4] in cache. Not there. Miss and load [4b6d40->4b6d4c] into cache at FI[4]	1		,)
6	4b6d44	4	[4b6d44] exists at FI[4]. No miss	0	1	り)/
7	4b6d48	4	[4b6d48] exists at FI[4]. No miss	0		(' د
8	4b6d4c	4	[4b6d4c] exists at FI[4]. No miss	0		4
9	4b6d50	5	Expected [4b6d50] at FI[5]. Load [4b6d50->4b6d5c] into FI[5]. Miss	1		
10	4b6d54	5	Expected [3a5c50->3a5c5c] at FI[5], load. Expected [4b6d54] at FI[5]. Load [4b6d50->4b6d5c] into FI[5]	2	7	c)
11	4b6d58	5	Expected [3a5c50->3a5c5c] at FI[5], load. Expected [4b6d58] at FI[5]. Load [4b6d50->4b6d5c] into FI[5]	2	/	
12	4b6d5c	5	Expected [3a5c50->3a5c5c] at FI[5], load. Expected [4b6d5c] at FI[5]. Load [4b6d50->4b6d5c] into FI[5]	2		~
13	4b6d60	6	Expected [3a5c50->3a5c5c] at FI[5], load. Expected [4b6d60] at FI[6]. Load [4b6d60->4b6d56] into FI[6]. Miss	2		
14	4b6d64	6	Expected [3a5c60->3a5c6c] at FI[6], load. Expected [4b6d64] at FI[6]. Load [4b6d60->4b6d6c] into FI[6]	2	8	[d) .
15	4b6d68	6	Expected [3a5c60->3a5c6c] at FI[6], load. Expected [4b6d68] at FI[6]. Load [4b6d60->4b6d6c] into FI[6]	2	δ	اررا
16	4b6d6c	6	Expected [3a5c60->3a5c6c] at FI[6], load. Expected [4b6d6c] at FI[6]. Load [4b6d60->4b6d6c] into FI[6]	2		