TIME VIRUS Color file is default & Alchemy, otherwise. selecta Alchemy Color Sleeping P select Color Alchemy D Sleep select 30 min time out Alchemy mode: the word flag-based colors Gelectable) Connected: Users Can build synchronized

Basic Color Tile Functionality:
Basic Color Tile Functionality: Connections are always ordered
 Y The state of the
Selectable bling (with timeout) spinning arms while disconnected
opinioning white assessmented
fabric priority = lowest badge in fabric
fabric privity = lowest badge in fabric fabric root = starting badge in fabric
5001 strapping a fabric:
(handshake)
2 connect & decide orientation & id.
root to leaf is horizontal +
New tile added to fabric:
(handshake first)
fabric to tile: root, priority, direction, frame id tile to fabric: ACK
tile to tabric: ACK
Two fabrics conflected:
if root-id some, do nothing.
Lower
Tile knows if it's at the "edge"?

SWIS

Sw. clock f (p=100)

TCall Pemote (5)

Hc. spicb (Al callback)

GAPRole (3) Simple BLE Broadcaster (1) led. brightness. task.fn (1) HWTS mp-tick

	Ha	udshate:				
	7.00	MUSHING.				
					0	
	id	time virus	mode	tapric id	tabric pri	Sequen?
	Messege	tunes:				
	U		Handibako			
			Handshake Topology w			
			lapology w	paale		
	.20					
				=		
a a						


EVERYTHING IS INVERTED! THE WARTS ARE IDLE HIGH, SO THE FLOW CONTROL ALSO NEEDS TO BE IDLE HIGH. 50: INPUTS NEED PULL DOWNS AND ALL LOGIC IS TO BE INVERTED: timeout (Input sont Low) Trans High sex school on A D15 exfor in TX input Timeout HIGH light Low Input Times Inputchanged,) reset timeout PLUGGING Timeon, input HIGH GOT WANT LOW, SET OUTPUT HIGH RTS-OUT Input LOW NTS and 44RT available Set output Low CTS_WAIT RTS_WAIT WAKT available set CTS LOW

RX side Out HIGH TX side Out H16H Triputs HIGH - connected -OUT LOW (RTS) -DIN LOW (RTS or DIS) IN LOW (CTS) - OUT LOW (CTS) DIN HIGH (GO!) OUT HIGH (GO!) -W HIGH - OUT HIGH (WART ON) P RX DATA TX DATA -

Idle: IN: pull up out: low Connect: Detect IN pulled low goes high: Either IN UNPLUGGED RTS high for CTS. If IN goes low, HANDSHAKE If IN stayshigh, DISCONNECT Init WART, RTS do TX IN mit MART, OUT Pend on

-D Can tie HOLD to vec?

	7
Flash chip:	SCK clock
*	SI Mosi
Keep HOLD high	SO MISO
Keep WP low,	CS Enable
except when writing SR (status register)	WP Write protect
(status register)	HOLD
1	
Architecture: 256 byte pages	Addresses are 24 bits.
4 kB sectors	
64kB blocks	
To read: (not possible if	WIP=1)
Write 0x03 (READ)	
write Addr, MSB first	
Read desired number	of bytes (addr will inc)
To write: (One page at	a time, must be erased)
check WIP	
write 0x06 (WREN) check status to confirm	1. Shore a d
write 0x02 (PP)	WEL
write address, MSB fire	1
write desired number of	/ 1 1
 ,	is MShit first Dwest addefin
Wait for WIP	13 TINDE THE TOURS TO THE
WEL is automatically dea	sed.
The state of the s	



	SR output ch	Scan	line
	1 2 3	13	
	2	8	
	3	5 15	
	4	15	
	5	16	
-	6 7	6	
	7	7	
	8	44	
	2.1	10	
	-2	4	
	3 4	12	
		2	
	5		
	6 7		
	7	3	
	8	9	
			=
4			