


# **GPGPU**

April 27, 2016

Jan H. Meinke



#### **GPGPU**



1.Kenneth E. Hoff, I.I.I., Keyser, J., Lin, M., Manocha, D. & Culver, T. Fast computation of generalized Voronoi diagrams using graphics hardware. *Proceedings of the 26th annual conference on Computer graphics and interactive techniques* 277-286 (1999).doi: 10.1145/311535.311567

2.Larsen, E.S. & McAllister, D. Fast matrix multiplies using graphics hardware. Proceedings of the 2001 ACM/IEEE conference on Supercomputing (CDROM) 55 (2001).

3.Bolz, J., Farmer, I., Grinspun, E. & Schröder, P. Sparse matrix solvers on the GPU: Conjugate gradients and multigrid. *ACM SIGGRAPH 2003* Papers 924 (2003).



## **History of GPGPU Computing**



NVIDIA's GeForce 3 w/ programmable shader (2001)

ATI Radeon 9700 w/ DirectX 9 (2003)






#### 10 Years of CUDA




NVIDIA's GeForce 8 (Tesla) (2006)

#### **CUDA**
























1.8 (CPU) + 0.44 (GPU) Petaflop/s peak

45216 CPU cores (1872 nodes)


75 nodes with 2 NVIDIA K80 cards (4 GPUs)


12 visualization nodes with 2 NVIDIA K40 cards

Mellanox EDR InfiniBand



## **Getting a Feeling for GPU Performance**







## Programming GPUs

April 27, 2016



# Don't!



## **Applications**

#### **Molecular Dynamics**

Amber NAMD

**LAMMPS** 

**Image Processing** 

ArrayFire

**Gromacs** 

Desmond HOOMD-Blue

. . .

**Mathematics** 

**CFD** 

S++ S3D

MathWorks<sup>®</sup>




**ANSYS Fluent** 

http://www.nvidia.com/object/gpu-applications.html




#### **GPU-Accelerated Libraries**


cuBLAS




cuSPARSE



cuFFT



cuRAND



**Thrust** 



**CUSP** 



https://developer.nvidia.com/gpu-accelerated-libraries



## Using cuBLAS



- Initialize
- Allocate memory on the GPU
- Copy data to GPU
- Call BLAS routine
- Copy results to Host
- Finalize

Calculates 
$$res = \sum_{i=0}^{n} A_i B_i$$

- status = cublasCreate(&handle)
- cudaMalloc((void\*\*)&d\_A, n \* sizeof(d\_A[0]))
- status = cublasSetVector(n, sizeof(A[0]), A, 1, d\_A, 1);
- status = cublasDdot(handle, n, d\_A, 1, d\_B, 1, &res)
- status = cublasDestroy(handle);



## **Exercise**

CudaBasics/exercises/tasks/cublas



# So, you think you want to write your own GPU code...



## **Parallel Scaling Primer**


What is the maximum speedup?

$$t = t_s + t_p$$

$$t(n) = t_s + t_p/n$$

$$s = t/t(n)$$

$$= \frac{t_s + t_p}{t_s + t_p/n}$$





```
! Simple matmul example
      module mymm
      contains
      subroutine mm1(a, b, c, m)
        real, dimension(:,:) :: a, b, c
        do j = 1, m
           do i = 1, m
               a(i, j) = 0.0
           enddo
           do k = 1, m
               do i = 1, m
                    a(i, j) = a(i, j) + b(i, k) * c(k, j)
               enddo
           enddo
        enddo
      end subroutine
      end module
"mm1.f90" 18L, 419C
                                                             5,7
                                                                            All
                                       zam1037:
            judge:
```



## Things to consider

- Is my program computationally intensive?
- How much data needs to be transferred in and out?

Is the gain worth the pain?



## **OpenACC**

- Pragma/directive based
   #pragma acc kernels in C
   !acc kernels ... !acc end kernels in Fortran
- Some additional control statement
  - copyin/copyout
  - vector
  - acc\_init
  - acc data region

**-**



#### **CUDA 7.5: Thrust 1.8.1**

- Template library similar to STL.
- Containers
- Algorithms
- Thrust 1.3 for CUDA 3.2





```
File Edit View Bookmarks Settings Help
include <thrust/device vector.h>
#include <thrust/host vector.h>
#include <thrust/generate.h>
#include <thrust/reduce.h>
#include <algorithm>
#include <cstdlib>
static const int WORK SIZE = 1000000;
double random double(){
        return 1.0 / RAND_MAX * rand();
}
int main()
{
        thrust::host vector<double> data(WORK SIZE);
        std::generate(data.begin(), data.end(), random double);
        thrust::device vector<double> data dev = data;
        double sum cpu = thrust::reduce(data.begin(), data.end(), 0.0);
        double sum gpu = thrust::reduce(data dev.begin(), data dev.end(), 0.
0);
                                                            1,1
                                                                           Top
```

April 27, 2016 Slide 23

judge:



## **Exercise**

CudaBasics/exercises/tasks/thrust




#### **CUDA C++ Alternatives**

- OpenACC (see course in the fall)
- Thrust
- PyCUDA/PyOpenCL
- CUDA Fortran
- CUDA-Python
- OpenCL (see course in the spring)

```
import numpy as np
from numbapro import jit
from numbapro import cuda
@jit(argtypes=[f4[:,:], f4[:,:], f4[:,:]], target='gpu')
def cu square matrix mul(A, B, C):
  sA = cuda.shared.array(shape=(tpb, tpb),
           dtype=f4)
  tx = cuda.threadIdx.x
  x = tx + bx * bw
  y = ty + by * bh
  acc = 0.
  for i in range(bpg):
     if x < n and y < n:
       sA[ty, tx] = A[y, tx + i * tpb]
       sB[ty, tx] = B[ty + i * tpb, x]
     cuda.syncthreads()
```



## 3 Ways to Accelerate Applications






## Low Latency or High Throughput?

#### CPU

- Optimized for low-latency access to cached data sets
- Control logic for out-oforder and speculative execution

#### GPU


- Optimized for data-parallel, throughput computation
- Architecture tolerant of memory latency
- More transistors dedicated to computation






## Low Latency or High Throughput?

- CPU architecture must minimize latency within each thread
- GPU architecture hides latency with computation from other thread warps (bundle of threads)






## **Processing Flow**






### **Processing Flow**





### **Processing Flow**





## **Programming Model**

April 27, 2016



#### **CUDA Kernels**

- Parallel portion of application: execute as a kernel
  - Entire GPU executes kernel, many threads
- CUDA threads:
  - Lightweight
  - Fast switching
  - 1000s execute simultaneously



#### **CUDA Kernels: Parallel Threads**

 A kernel is a function executed on the GPU as an array of threads in parallel

All threads execute the same code, but can take different

paths


- Each thread has an ID
  - Select input/output data
  - Control decisions


```
float x =
input[threadIdx.x];
float y = func(x);
output[threadIdx.x] = y;
```
















Threads are grouped into blocks





- Threads are grouped into blocks
- Blocks are grouped into a grid






- Threads are grouped into blocks
- Blocks are grouped into a grid
- A kernel is executed as a grid of blocks of threads




### **Kernel Execution**





## Thread blocks allow scalability

- Block can execute in any order, concurrently or sequentially
- This independence between blocks gives scalability:
  - A kernel scales across any number of SMs





### **Scale Kernel**



## Getting data in and out with Unified Memory

- GPU has separate memory, but transfers can be managed by runtime
- Allocate memory with cudaMallocManaged
- Free memory



### Define dimensions of thread block

dim3 blockDim(size\_t blockDimX, size\_t blockDimY, size\_t blockDimZ)

On JURECA (Tesla K80):

- Max. dim. of a block: 1024 x 1024 x 64
- Max. number of threads per block: 1024 Example:

// Create 3D thread block with 512 threads dim3 blockDim(16, 16, 2);



## Define dimensions of grid

On JURECA (Tesla K80):

Max. dim. of a grid: 2147483647 x 65535 x 65535 Example:

```
// Dimension of problem: nx x ny = 1000 x 1000
dim3 blockDim(16, 16) // Don't need to write z = 1
int gx = (nx % blockDim.x==0) ? nx / blockDim.x : nx / blockDim.x +
1
int gy = (ny % blockDim.y==0) ? ny / blockDim.y : ny / blockDim.y +
1
dim3 gridDim(gx, gy);

Watch out!
```



### Call the kernel

kernel<<<int gridDim, int blockDim>>>([arg]\*)

Call returns immediately! → Kernel executes asynchronously Example:

scale<<<m/blockDim, blockDim>>>(alpha, a\_gpu, c\_gpu, m)



# Calling the kernel

Define dimensions of thread block

dim3 blockDim(size\_t blockDimX, size\_t blockDimY, size\_t blockDimZ)

Define dimensions of grid

dim3 gridDim(size\_t gridDimX, size\_t gridDimY, size\_t gridDimZ)

Call the kernel

kernel<<<dim3 gridDim, dim3 blockDim>>>([arg]\*)



## Free device memory

cudaFree(void\* pointer)

### Example:

// Free the memory allocated by a\_gpu on the device cudaFree(a\_gpu);



# **Exercise**

CudaBasics/exercises/tasks/scale\_vector

Compile with nvcc -o scale\_vector scale\_vector.cu



# Getting data in and out

- GPU has separate memory
- Allocate memory on device
- Transfer data from host to device
- Transfer data from device to host
- Free device memory



### Allocate memory on device

cudaMalloc(void\*\* pointer, size\_t nbytes)

```
Example:

// Allocate a vector of 2048 floats on device

float * a_gpu;

int n = 2048;

cudaMalloc((void**) &a_gpu, n * sizeof(float));

Cast to void**

Get size of a float

Address of pointer
```



## Copy from host to device

cudaMemcpy(void\* dst, void\* src, size\_t nbytes, enum cudaMemcpyKind dir)

### **Example:**

// Copy vector of floats a of length n=2048 to a\_gpu on device



### Copy from device to host

cudaMemcpy(void\* dst, void\* src, size\_t nbytes, enum cudaMemcpyKind dir)

### Example:

// Copy vector of floats a\_gpu of length n=2048 to a on host cudaMemcpy(a, a\_gpu, n \* sizeof(float),

cudaMemcpyDeviceToHost);


Note the order

Changed flag




## **Unified Virtual Address Space (UVA)**





64bit



2.0

cudaMalloc\*(...)
cudaHostAlloc(...)
return UVA pointers
cudaMemcpy\*(..., cudaMemcpyDefault)



# Getting data in and out

- Allocate memory on device cudaMalloc(void\*\* pointer, size\_t nbytes)
- Transfer data between host and device

```
cudaMemcpy(void* dst, void* src, size_t nbytes, enum cudaMemcpyKind dir)
```

dir = cudaMemcpyHostToDevice

dir = cudaMemcpyDeviceToHost

 Free device memory cudaFree(void\* pointer)



### **Exercise Scale Vector**

#### Allocate memory on device

cudaMalloc(void\*\* pointer, size\_t nbytes)

#### Transfer data between host and device

cudaMemcpy(void\* dst, void\* src, size\_t nbytes, enum cudaMemcpyKind dir)

dir = cudaMemcpyHostToDevice

dir = cudaMemcpyDeviceToHost

#### Free device memory

cudaFree(void\* pointer)

#### Define dimensions of thread block

dim3 blockDim(size\_t blockDimX, size\_t blockDimY, size\_t blockDimZ)

#### Define dimensions of grid

dim3 gridDim(size\_t gridDimX, size\_t gridDimY, size\_t gridDimZ)

#### Call the kernel

kernel<<<dim3 gridDim, dim3 blockDim>>>([arg]\*)



# **Exercise**

CudaBasics/exercises/tasks/jacobi\_w\_explicit\_transfer

Compile with make jacobi.