Wang 700 Boards

P/N	Wang Title	Description
5887	MEMORY CORE 32x32x8	1Kx8 core memory array, physically organized (addressed) as 32x32x8.
5917	X & Y CORE DRIVER	High-current drivers for core memory, with decoders for L,M,N registers (core address).
5918	ALU	4-bit BCD/Binary Arithmetic-Logic Unit
5919	BUS-1	Implements A-Bus and B-Bus
5920	BUS-2	Implements S,T,U,V registers and corresponding part of A-Bus
5921	SENCE AMP. OSC COREBIT DRIVE	Implements RA,RB registers and analog interface to core memory. Also implements main system timing clock.
5922	ROM DECODER	Latches microcode instruction and decodes operand fields (excludes JH,JL,JAD)
5923	JH,JL,JAD (ROM ADDRESS)	Latches JH,JL,JAD and generates next address
5924	TAPE IN & OUT, NIXIE TUBE DECODER	Analog interface to tape read/write head. Refresh decoders for X and Y displays.
5926	KBD, CORE ADDRESS, KEYBOARD REG.	Implements KA,KB registers with I/O Port input override. Digital Tape Data interface. Implements L,M,N registers (core memory address). Only bits 0,1 of L are implemented (1Kx8 core memory).
5927	GENERAL I/O	Implementation of GIOA,GIOB registers and most peripheral control signals. Latching of keyboard special function keys.
5928	BUFFER BOARD	Drivers for signals requiring more current, mostly I/O related.
5929	(see 2917)	Appears to be revision/expansion of 2917 (for model 720 – 2Kx8 core). Also appears to implement bit 2 of L register (needed for 2K core).
5930	(see 5923)	Seems to be a revision of 5923, unknown changes. Appears to be functionally identical.
6038	MEMORY CORE 32x64x8	2Kx8 core memory array, physically organized (addressed) as 32x64x8. Combined with 5929 to replace (upgrade) 5887/5917.