

Authorized Channel Partner....



ONYX COMPONENTS & SYSTEMS (P) LTD

6-1-85/4, 1st & 2nd Floors, Opp. Telephone Bhavan, Saifabad, Hyderabad - 500 004 - INDIA

Ph: +91-40-23237230 / 23244616; Fax: +91-40-66631800; www.onyxindia.com

Delhi • Bengaluru • Pune • Chennai • Ahmedabad

Datasheet

MM32F103xx

32-bit Micro controller based on ARM Cortex M3

Ver: 1.13_o

MindMotion reserves the right to change the relevant information without prior notification.

Content

1	Introduction	1
1.1	Description	1
1.2	Product Features	1
2	Specification	3
2.1	Device contrast	3
2.2	Summary	3
2.2.1	ARM® Cortex™-M3 and SRAM	4
2.2.2	Memory	4
2.2.3	SRAM	4
2.2.4	Clocks and startup	4
2.2.5	Cyclic Redundancy Check (CRC)	5
2.2.6	Nested vectored interrupt controller (NVIC)	6
2.2.7	Extended interrupt/event controller (EXTI)	6
2.2.8	Boot modes	6
2.2.9	Power supply schemes	6
2.2.10	Power supply supervisors	7
2.2.11	Voltage regulator	7
2.2.12	Low-power modes	7
2.2.13	Direct memory access controller (DMA)	8
2.2.14	real-time clock register (RTC)	8
2.2.15	Backup register (BKP)	8
2.2.16	Timers and watchdogs	8
2.2.17	Universal asynchronous receiver/transmitter (UART)	10
2.2.18	I2C interface	11
2.2.19	Serial peripheral interface (SPI)	11
2.2.20	Universal serial bus (USB)	11
2.2.21	Controller area network (CAN)	11
2.2.22	General-purpose inputs/outputs (GPIO)	11
2.2.23	Analog-to-digital converter (ADC)	11
2.2.24	Temperature sensor	12
2.2.25	Serial single line SWD debug port (SW-DP)	12
2.2.26	Comparator (COMP)	12
3	Pin definition	15
4	Memory mapping	32
5	Electrical characteristics	35
5.1	Parameter conditions	35
5.1.1	Minimum and maximum values	35
5.1.2	Typical values	35
5.1.3	Typical curves	35
5.1.4	Loading capacitor	35
5.1.5	Pin input voltage	36

5.1.6	Power supply scheme	36
5.1.7	Current consumption measurement	36
5.2	Absolute maximum ratings	37
5.3	Operating conditions	38
5.3.1	General operating conditions	38
5.3.2	Operating conditions at power-up/power-down	39
5.3.3	Embedded reset and power control block characteristics	39
5.3.4	Embedded internal reference voltage	40
5.3.5	Supply current characteristics	41
5.3.6	External clock source characteristics	44
5.3.7	Internal clock source characteristics	48
5.3.8	PLL characteristics	50
5.3.9	Memory characteristics	50
5.3.10	EMC characteristics	51
5.3.11	Absolute Maximum (Electrical Sensitivity)	52
5.3.12	I/O port characteristics	53
5.3.13	NRST pin characteristics	57
5.3.14	Timer characteristics	58
5.3.15	Communication interfaces	59
5.3.16	CAN (controller area network) interface	67
5.3.17	12-bit ADC characteristics	67
5.3.18	Temperature sensor characteristics	70
5.3.19	Comparator characteristics	70
6	Package information	72
6.1	LQFP100 Package information	72
6.2	LQFP64 Package information	74
6.3	LQFP48 Package information	76
6.4	LQFP32 Package information	78
6.5	QFN32 Package information	80
7	Ordering information	82
8	Revision history	83

List of Figures

1	Clock tree	5
2	Block diagram	13
3	Clock tree	14
4	LQFP100 packet pinout	15
5	LQFP64 packet pinout	16
6	LQFP48 packet pinout	17
7	LQFP32 packet pinout	18
8	QFN32 packet pinout	19
9	Pin loading conditions	35
10	Pin input voltage	36
11	Power supply scheme	36
12	Current consumption measurement scheme	37
13	Typical current consumption in standby mode vs. temperature at $V_{DD} = 3.3V$	43
14	High-speed external clock source AC timing diagram	45
15	Low-speed external clock source AC timing diagram	46
16	Typical application with an 8 MHz crystal	47
17	Typical application with a 32.768 kHz crystal	48
18	I/O AC characteristics	57
19	Recommended NRST pin protection	58
20	I2C bus AC waveform and measurement circuit ⁽¹⁾	60
21	SPI timing diagram-slave mode and CPHA = 0	63
22	SPI timing diagram-slave mode and CPHA = 1 ⁽¹⁾	64
23	SPI timing diagram-master mode ⁽¹⁾	65
24	USB timing diagram: definition of data signal rise and fall time	66
25	Typical connection diagram using the ADC	69
26	Power supply and reference power supply decoupling circuit	70
27	LQFP100 - 100-pin low-profile quad flat package outline	72
28	LQFP64 - 64-pin low-profile quad flat package outline	74
29	LQFP48 - 48-pin low-profile quad flat package outline	76
30	LQFP32 - 32-pin low-profile quad flat package outline	78
31	QFN32 - 32-pin quad flat no-leads package outline	80
32	Ordering information scheme	82

List of Tables

1	MM32F103xx device features and peripheral counts	3
2	Timer feature comparison	8
3	Pin definitions	19
4	Alternate functions AF0~AF7	28
5	Alternate functions AF8~AF15	30
6	Memory mapping	32
7	Voltage characteristics	37
8	Current characteristics	37
9	Thermal characteristics	38
10	General operating conditions	38
11	Operating conditions at power-up/power-down	39
12	Embedded reset and power control block characteristics	39
13	Embedded internal reference voltage ⁽¹⁾	40
14	Typical current consumption in Run mode, code executing from Flash memory	41
15	Typical current consumption in Sleep mode, code executing from Flash memory or RAM	42
16	Maximum current consumption in Stop and Standby mode, code executing from Flash memory	42
17	On-chip peripheral current consumption ⁽¹⁾	44
18	High-speed external user clock characteristics	44
19	Low-speed external user clock characteristics	45
20	HSE oscillator characteristics ⁽¹⁾⁽²⁾	46
21	LSI oscillator characteristics ($f_{LSE}=32.768\text{KHz}$) ⁽¹⁾	48
22	HSI oscillator characteristics ⁽¹⁾⁽²⁾	49
23	LSI oscillator characteristics ⁽¹⁾	49
24	Low-power mode wakeup timings	50
25	PLL characteristics ⁽¹⁾	50
26	Flash memory characteristics	50
27	Flash memory endurance and data retention ⁽¹⁾⁽²⁾	51
28	EMS characteristics	52
29	ESD characteristics	53
30	I/O static characteristics	53
31	Output voltage characteristics	54
32	I/O AC characteristics ⁽¹⁾	55
33	NRST pin characteristics	57
34	TIMx ⁽¹⁾ characteristics	58
35	I2C characteristics	59
36	SPI characteristics ⁽¹⁾	60
37	USB startup time	65
38	USB DC electrical characteristics	65
39	USB Full-speed electrical characteristics ⁽¹⁾	66
40	ADC characteristics	67
41	Maximum R_{AIN} at $f_{ADC} = 15\text{MHz}$ ⁽¹⁾	68
42	ADC Accuracy - Limit Test Conditions ⁽¹⁾⁽²⁾	68

43	Temperature sensor characteristics ⁽³⁾ ⁽⁴⁾	70
44	Comparator characteristics	70
45	LQFP100 mechanical data	73
46	LQFP64 mechanical data	74
47	LQFP48 mechanical data	76
48	LQFP32 mechanical data	78
49	QFN32 mechanical data	80
50	Document revision history	83

1

Introduction

Introduction

1.1 Description

MM32F103xCxE (named as "the device" throughout this document) is ARM® Cortex™-M3 32-bit RISC core based micro controller family. The device has high speed embedded memory and the CPU, memory and AHB bus subsystem speed can attain up to 168MHz. The device also has integrated with extensive range of enhanced I/Os, two APB buses peripherals, 1 12-bit ADC, 2 Comparators, 2 general purpose 16-bit timers, 2 general purpose 32-bit timers, 2 Basic timers, 2 Advanced 16-bit timers, and standard communication interfaces device: 2 I2Cs, 3 SPIs, 1 USB, 1 CAN, 1 SDIO, and 8 UARTs.

The device works between 2.0V to 5.5V range. The normal temperature for the device is -40°C to +85°C and -40°C to +105°C extended temperature range devices are also available upon ordering. A comprehensive set of power-saving mode allows the design of low-power applications.

The devices are available in 5 different packages: LQFP100, LQFP64, LQFP48, LQFP32 and QFN32. Depending on the device chosen, different sets of peripherals are included.

The abundant peripheral configurations enable the device to fit wide range of applications in different industries. Few examples are as follows:

- Motor drive and application control
- Healthcare and fitness equipment
- PC peripherals, gaming, GPS equipment
- Industrial Applications: Programmable Controllers (PLCs), Inverters, Printers and Scanners
- Alarm system, wired and wireless sensors, video intercom

1.2 Product Features

- Core and system
 - ARM® Cortex™-M3 CPU
 - Standard operating frequency is up to 96MHz
 - Maximum operating frequency is up to 168MHz
- Memories
 - 512K Bytes of Flash memory
 - 128K Bytes of SRAM

- Clock, reset and power management
 - 2.0V to 5.5V application supply
 - Power-on/Power-down reset (POR/PDR), Programmable voltage detector (PVD)
 - External 2 to 24MHz high speed crystal oscillator
 - Embedded factory-tuned 48MHz high speed oscillator
 - PLL supports CPU running at 168MHz
 - External 32.768KHz low speed oscillator
- Low-power
 - Sleep, Stop and Standby modes
 - V_{BAT} supply electricity for the RTC and the backup registers
- 1 12-bit ADC, 1 μ S A/D converters (up to 7 channels)
 - Conversion range: 0 to V_{DDA}
 - Support sampling time and resolution configuration
 - On-chip temperature sensor
 - On-chip voltage sensor
- 2 Comparators
- 12 DMA controller
 - Supported peripherals: Timer, ADC, UART, I2C, SPI, USB and SDIO
- Up to 80 fast I/Os:
 - All mappable on 16 external interrupt vectors
 - Almost all can work on 5V
- Debug mode
 - Serial wire debug (SWD) and JTAG interface
- Up to 11 timers
 - 2 16-bit 4-channel advanced-control timer for 4 channels PWM output, with deadtime generation and emergency stop
 - 2 16-bit timer and 2 32-bit timer, with up to 4 IC/OC, usable for IR control decoding
 - 2 16-bit timer, with 1 IC/OC, 1 OCN, deadtime generation and emergency stop and modulator gate for IR control
 - 2 watchdog timers (independent and window type)
 - SysTick timer: 24-bit downcounter
- Up to 16 Communication interfaces
 - 8 UARTs
 - 2 I2Cs
 - 3 SPIs
 - 1 CAN
 - 1 USB
 - 1 SDIO
- 96-bit unique ID (UID)
- Packages LQFP100, LQFP64, LQFP48, LQFP32 and QFN32

For more information about the complete product, refer to Section 2.2 of the data sheet. The relevant information about the Cortex™-M3, please refer to Cortex™-M3 technical reference manual.

2

Specification

Specification

2.1 Device contrast

Table 1. MM32F103xx device features and peripheral counts

<div>Device</div> <div>Peripheral</div>		MM32F103 VET/VCT		MM32F103 RET/RCT		MM32F103 CET/CCT		MM32F103 KET/KCT		MM32F103 KEU/KCU	
Flash memory -K Bytes		512	256	512	256	512	256	512	256	512	256
SRAM -K Bytes		128	64	128	64	128	64	128	64	128	64
Timers	General purpose (16 bit)	4		4		4		4		4	
	General purpose (32 bit)	2		2		2		2		2	
	Advanced control	2		2		2		2		2	
Common interfaces	UART	8		8		5		5		5	
	I2C	2		2		2		1		1	
	SPI	3		3		3		2		2	
	USB	1		1		1		1		1	
	CAN	1		1		1		1		1	
	SDIO	1				0					
GPIOs		80		51		37		23		25	
12-bit ADC (number of channels)		1 7 + 2 channels									
Comparators		2									
Max CPU frequency		96 MHz/168 MHz									
Operating voltage		2.0V ~ 5.5V									
Packages		LQFP100		LQFP64		LQFP48		LQFP32		QFN32	

2.2 Summary

2.2.1 ARM® Cortex™-M3 and SRAM

The ARM® Cortex™-M3 is a generation of ARM processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM® Cortex™-M3 processors feature exceptional code-efficiency, delivering the high performance expected from an ARM core, with memory sizes usually associated with 8- and 16-bit devices.

The devices have embedded ARM core and are compatible with all ARM tools and software.

2.2.2 Memory

512K Bytes of embedded Flash memory.

2.2.3 SRAM

128K Bytes of embedded SRAM.

2.2.4 Clocks and startup

When the system is powered up, the default clock is from PLL with the resource from HSE 48 MHz oscillator. An external 2 ~ 24 MHz clock can also be configured to monitor the system during power up phases. If the system fails at power up, then the device will switch back to HSI clock directly. At the same time, a software interrupt can also be generated if it is enabled.

Several prescalers allow the application to configure the frequency of the AHB and the APB domains. The maximum frequency of the AHB and the APB domains is 168MHz. Refer to figure 3 for the clock drive block diagram.




Figure 1. Clock tree

2.2.5 Cyclic Redundancy Check (CRC)

The CRC (Cyclic Redundancy Check) calculation unit uses a fixed polynomial generator to generate a CRC code from a 32-bit data word.

In many applications, CRC-based techniques are used to verify the consistency of data transmission or storage. Within the scope of the EN/IEC 60335-1 standard, it provides a means of detecting flash memory errors that can be used to compute the signature of the software in real time and to compare the generated signatures when linking and

generating the software.

2.2.6 Nested vectored interrupt controller (NVIC)

The device embeds a nested vectored interrupt controller and is able to handle up to 68 maskable interrupt channels (not including the 16 interrupt lines of Cortex™-M3) with 16 priority levels.

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

2.2.7 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of many edge detector lines are used to generate interrupt/event requests for waking up the system. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the internal APB2 clock period. All GPIOs can be connected to the 16 external interrupt lines.

2.2.8 Boot modes

At startup, the boot pin and boot selector option bit are used to select one of the three boot options:

- Boot from User Flash memory
- Boot from System Memory
- Boot from embedded SRAM

The boot loader is located in System Memory. It is used to reprogram the Flash memory by using UART1.

2.2.9 Power supply schemes

- $V_{DD} = 2.0V \sim 5.5V$: external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- $V_{DDA} = 2.0V \sim 5.5V$: external analog power supply for ADC, reset blocks, oscillators and PLL. V_{DDA} and V_{SSA} can be connected to V_{DD} and V_{SS} separately, Can also be

powered separately.

- $V_{BAT} = 1.8V \sim 5.5V$: power supply for RTC, external clock 32 KHz oscillator and backup registers (through power switch) when V_{DD} is not present.

2.2.10 Power supply supervisors

The device has integrated power-on reset (POR) and power-down reset (PDR) circuits. They are always active, and ensure proper operation above a threshold of 1.8V. The device remains in reset mode when the monitored supply voltage is below a specified threshold $V_{POR/PDR}$, without the need for an external reset circuit.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PVD} threshold. An interrupt can be generated when VDD drops below the V_{PVD} threshold and/or when VDD is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

2.2.11 Voltage regulator

The voltage regulator converts the external voltage to the internal digital logic and it is always enabled after reset.

2.2.12 Low-power modes

The device support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources.

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Stop mode

Stop mode achieves very low power consumption while retaining the content of SRAM and registers. the HSI and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low power mode.

Standby mode

Standby mode achieves the lowest power consumption of the system. This mode turns off the voltage regulator in CPU deep sleep mode. The entire 1.5V power supply area is powered down. PLL, HSI and HSE oscillators are also powered down. SRAM and register contents are missing. Only the backup registers and standby circuits remain powered.

2.2.13 Direct memory access controller (DMA)

The 12-channel general-purpose DMAs manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA supports circular buffer management, removing the need for user code intervention when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

DMA can be used with the main peripherals: UART、I2C、SPI、USB、CAN、ADC general-purpose and advanced-control timers TIMx.

2.2.14 real-time clock register (RTC)

The real time clock is an independent timer. The RTC module has a set of counters that count continuously and provides the clock calendar function in the appropriate software configuration. Modify the value of the counter to reset the current time and date of the system. The RTC module and the clock configuration system (RCC_BDCR register) are in the backup area, ie the RTC settings and time remain unchanged after a system reset or wake-up in standby mode.

2.2.15 Backup register (BKP)

The backup registers are ten 16-bit registers used to store 20 bytes of user application data when V_{DD} power is not present. They are still powered by V_{BAT} . They are also not reset when the system is woken up in standby mode, or when the system is reset or power is reset.

2.2.16 Timers and watchdogs

Medium capacity device include 2 advanced control、4 general-purpose timers、2 base-timer、2 watchdog timers and 1 SysTick timer.

The following table compares the features of the different timers:

Table 2. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/-compare channels	Complementary outputs
Advanced control	TIM1 /TIM8	16-bit	Up, down, up/down	integer from 1 to 65536	Yes	4	Yes
General purpose	TIM2 / TIM5	32-bit	Up, down, up/down	integer from 1 to $2^{32} - 1$	Yes	4	No

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/-compare channels	Complementary outputs
	TIM3 / TIM4	16-bit	Up, down, up/down	integer from 1 to 65536	Yes	4	No
basic	TIM16 / TIM17	16-bit	Up	integer from 1 to 65536	Yes	1	Yes

Advanced-control timer (TIM1 / TIM8)

The advanced-control timer can be seen as a three-phase PWM multiplexed on six channels. It has complementary PWM outputs with programmable inserted dead times. It can also be seen as a complete general-purpose timer. The four independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes)
- One-pulse mode output

If configured as a standard 16-bit timer, it has the same features as the TIMx timer. If configured as the 16-bit PWM generator, it has full modulation capability (0 ~ 100%).

In debug mode, the counter can be frozen and the PWM output is disabled to cut off the switches controlled by these outputs.

Many features are shared with those of the standard timers which have the same architecture. The advanced control timer can therefore work together with the other timers via the Timer Link feature for synchronization or event chaining.

General-purpose timers (TIMx)

There are 4 synchronizable general-purpose timers (TIM2、TIM3 、TIM4 、TIM5).

General-purpose timers 32-bit

The timer is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. The feature is 4 independent channels each for input capture/output compare, PWM or one-pulse mode output.

General-purpose timers 16-bit

TIM3

'The timer is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. The

feature is 4 independent channels each for input capture/output compare, PWM or one-pulse mode output.

The timer can work together or with the TIM1 advanced-control timer via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs. They all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

Basic timer

TIM16/TIM17

Every timer is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. They each have a single channel for input capture/output compare, PWM or one-pulse mode output. TIM16 and TIM17 have a complementary output with dead-time generation and independent DMA request generation. Their counters can be frozen in debug mode.

Independent watchdog (IWDG)

The independent watchdog is based on an 8-bit prescaler and 12-bit downcounter with user-defined refresh window. It is clocked from an independent 40 KHz internal oscillator and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

System window watchdog (WWDG)

The system window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the APB clock (PCLK). It has an early warning interrupt capability and the counter can be frozen in debug mode.

SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

2.2.17 Universal asynchronous receiver/transmitter (UART)

UART provides hardware management of the CTS, RTS.

Compatible with ISO7816 smart card mode. The UART interface supports output data lengths of 5 bits, 6 bits, 7 bits, 8 bits, and 9 bits.

All UART interface can be served by the DMA controller.

2.2.18 I2C interface

The I2C interface can operate in multimaster or slave modes. It can support Standard mode, and Fast Mode.

It supports 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (two addresses, one with configurable mask).

2.2.19 Serial peripheral interface (SPI)

The SPI interface, in slave or master mode, can be configured to 1 ~ 32 bits per frame.

All SPI interface can be served by the DMA controller.

2.2.20 Universal serial bus (USB)

The microcontroller embeds a USB device peripheral compatible with the USB full-speed 12 Mbs. The USB interface implements a full-speed (12 Mbit/s) function interface. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator).

2.2.21 Controller area network (CAN)

The CAN is compliant with specifications 2.0 A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers.

2.2.22 General-purpose inputs/outputs (GPIO)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. The I/O configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

2.2.23 Analog-to-digital converter (ADC)

The one 12-bit analog-to-digital converters is embedded into microcontrollers and the ADC shares up to 10 external channels, performing conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs. The ADC can be served by the DMA controller.

The analog watchdog function allows very precise monitoring of all the way, multiple or

all selected channels, and an interruption occurs when the monitored signal exceeds the preset threshold. The events generated by the general-purpose timers (TIMx) and the advanced-control timer (TIM1) can be internally connected to the ADC start trigger to allow the application to synchronize A/D conversion and timers.

2.2.24 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The temperature sensor is internally connected to the input channel which is used to convert the sensor output voltage into a digital value.

2.2.25 Serial single line SWD debug port (SW-DP)

Built-in ARM two-wire serial debug port (SW-DP) and Single line (JTAG).

An ARM SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.

2.2.26 Comparator (COMP)

The devices embed 2 general purpose comparators. that can be used either as standalone devices (all terminal are available on I/Os) or combined with the timers. The comparators can be used for a variety of functions including:

- Wake-up from low-power mode triggered by an analog signal,
- Analog signal conditioning,
- Cycle-by-cycle current control loop when combined with the PWM output from a timer.
- Rail-to-rail comparators
- Each comparator has positive and configurable negative inputs used for flexible voltage
- Selection:
 - Reusable I/O pins
 - Internal comparison voltage CRV selects the voltage divider value of AVDD or internal reference voltage
- Programmable hysteresis
- Programmable speed/consumption
- The outputs can be redirected to an I/O or to timer inputs for triggering:
 - Capture events
 - OCref_clr events (for cycle-by-cycle current control)
 - Break events for fast PWM shutdowns






Figure 3. Clock tree

3

Pin definition

Pin definition




Figure 4. LQFP100 packet pinout




Figure 5. LQFP64 packet pinout




Figure 6. LQFP48 packet pinout




Figure 7. LQFP32 packet pinout




Figure 8. QFN32 packet pinout

Table 3. Pin definitions

Pin number					Pin name	Type ⁽¹⁾	I/O structure ⁽²⁾	Main function	Alternate functions	Additional functions
LQFP 100	LQFP 64	LQFP 48	LQFP 32	QFN 32						
1	-	-	-	-	PE2	I/O	FT	PE2	TRACECLK/ SPI2_SCK/ FMC_A23	-
2	-	-	-	-	PE3	I/O	FT	PE3	TRACED0/ SPI2_NSS/ FMC_A19	-
3	-	-	-	-	PE4	I/O	FT	PE4	TRACED1/ SPI2_NSS/ FMC_A20	-
4	-	-	-	-	PE5	I/O	FT	PE5	TRACED2/ I2C2_SCL/ SPI2_MISO/ FMC_A21	-

Pin number					Pin name	Type ⁽¹⁾	I/O structure ⁽²⁾	Main function	Alternate functions	Additional functions
LQFP 100	LQFP 64	LQFP 48	LQFP 32	QFN 32						
5	-	-	-	-	PE6	I/O	FT	PE6	TRACED3/ SPI2_MOSI/ FMC_A22/ I2C2_SDA	-
6	1	1	1	1	V _{BAT}	S	-	V _{BAT}	-	-
7	2	2	-	-	PC13	I/O	FT	PC13	-	TAMP_RTC
8	3	3	-	-	PC14	I/O	FT	PC14	-	OSC32_IN
9	4	4	-	-	PC15	I/O	FT	PC15	-	OSC32_OUT
10	-	-	-	-	VSS	S	-	VSS	-	-
11	-	-	-	-	VDD	S	-	VDD	-	-
12	5	5	2	2	PH0- OSC_IN	I/O	-	OSC_IN	CAN1_RX/ FMC_DA2/ UART8_TX	-
13	6	6	3	3	PH1- OSC_OUT	I/O	-	OSC_OUT	CAN1_TX/ FMC_DA3/ UART8_RX	-
14	7	7	4	4	NRST	I/O	-	NRST	-	-
15	8	-	-	-	PC0	I/O	FT	PC0	I2C1_SCL	-
16	9	-	-	-	PC1	I/O	FT	PC1	I2C1_SDA	-
17	10	-	-	-	PC2	I/O	FT	PC2	SPI2_MISO/ I2C2_SCL	-
18	11	-	-	-	PC3	I/O	FT	PC3	SPI2_MOSI/ I2C2_SDA	-
19	12	8	32	0	V _{SSA}	S	-	V _{SSA}	-	-
20	12	8	32	0	V _{REF-}	S	-	V _{REF-}	-	-
21	13	9	5	5	V _{REF+}	S	-	V _{REF+}	-	-
22	13	9	5	5	V _{DDA}	S	-	V _{DDA}	-	-
23	14	10	6	6	PA0- WKUP	I/O	FT	PA0	TIM2_CH1_ ETR/ TIM5_CH1/ TIM8_ETR/ UART2_CTS/ UART4_TX	ADC1_VIN[0]/ WKUP/ COMP12 _INP[0]/ COMP1 _INM[6]

Pin number					Pin name	Type ⁽¹⁾	I/O structure ⁽²⁾	Main function	Alternate functions	Additional functions
LQFP 100	LQFP 64	LQFP 48	LQFP 32	QFN 32						
24	15	11	7	7	PA1	I/O	FT	PA1	TIM2_CH2/ TIM5_CH2/ UART2_RTS/ UART4_RX	ADC1_VIN[1]/ COMP12 _INP[1]
25	16	12	8	8	PA2	I/O	FT	PA2	TIM2_CH3/ TIM5_CH3/ UART2_TX/ COMP2_OUT	ADC1_VIN[2]/ COMP12 _INP[2]/ COMP2 _INM[6]
26	17	13	9	9	PA3	I/O	FT	PA3	TIM2_CH4/ TIM5_CH4/ UART2_RX	ADC1_VIN[3]/ COMP12 _INP[3]
27	18	-	-	-	VSS	S	-	VSS	-	-
28	19	-	-	-	VDD	S	-	VDD	-	-
29	20	14	10	10	PA4	I/O	FT	PA4	SPI1_NSS/ SPI3_NSS/ UART5_TX/ SPI1_MOSI/ SPI1_MISO/ SPI1_SCK	ADC1_VIN[4]/ COMP12 _INP4/ COMP12 _INM[4]
30	21	15	11	11	PA5	I/O	FT	PA5	TIM2_CH1_ ETR/ TIM8_CH1N/ SPI1_SCK/ UART5_RX/ SPI1_NSS/ SPI1_MOSI/ SPI1_MISO	ADC1_VIN[5]/ COMP12 _INP5/ COMP12 _INM[5]
31	22	16	12	12	PA6	I/O	FT	PA6	TIM1_BKIN/ TIM3_CH1/ TIM8_BKIN/ SPI1_MISO/ COMP1_OUT/ SPI1_SCK/ SPI1_NSS/ SPI1_MOSI	ADC1_VIN[6]/ COMP12 _INP6/ COMP12 _INM[7]

Pin number					Pin name	Type ⁽¹⁾	I/O structure ⁽²⁾	Main function	Alternate functions	Additional functions
LQFP 100	LQFP 64	LQFP 48	LQFP 32	QFN 32						
32	23	17	13	13	PA7	I/O	FT	PA7	TIM1_CH1N/ TIM3_CH2/ TIM8_CH1N/ SPI1_MOSI/ CRS_SYNC/ SPI1_MISO/ SPI1_SCK/ SPI1_NSS	COMP12 _INP[7]
33	24	-	-	-	PC4	I/O	FT	PC4	-	-
34	25	-	-	-	PC5	I/O	FT	PC5	-	-
35	26	18	14	14	PB0	I/O	FT	PB0	TIM1_CH2N/ TIM3_CH3/ TIM8_CH2N/ UART6_TX	-
36	27	19	15	15	PB1	I/O	FT	PB1	TIM1_CH3N/ TIM3_CH4/ TIM8_CH3N/ UART6_RX	-
37	28	20	-	16	PB2	I/O	FT	PB2	-	BOOT1
38	-	-	-	-	PE7	I/O	FT	PE7	TIM1_ETR/ FMC_DA4/ UART7_RX	-
39	-	-	-	-	PE8	I/O	FT	PE8	TIM1_CH1N/ FMC_DA5/ UART7_TX	-
40	-	-	-	-	PE9	I/O	FT	PE9	TIM1_CH1/ FMC_DA6	-
41	-	-	-	-	PE10	I/O	FT	PE10	TIM1_CH2N/ FMC_DA7	-
42	-	-	-	-	PE11	I/O	FT	PE11	TIM1_CH2/ FMC_DA8/ SPI1_NSS	-
43	-	-	-	-	PE12	I/O	FT	PE12	TIM1_CH3N/ FMC_DA9/ SPI1_SCK	-

Pin number					Pin name	Type ⁽¹⁾	I/O structure ⁽²⁾	Main function	Alternate functions	Additional functions
LQFP 100	LQFP 64	LQFP 48	LQFP 32	QFN 32						
44	-	-	-	-	PE13	I/O	FT	PE13	TIM1_CH3/ FMC_DA10/ SPI1_MISO	-
45	-	-	-	-	PE14	I/O	FT	PE14	TIM1_CH4/ FMC_DA11/ SPI1_MOSI	-
46	-	-	-	-	PE15	I/O	FT	PE15	TIM1_BKIN/ FMC_DA12	-
47	29	21	-	-	PB10	I/O	FT	PB10	TIM2_CH3/ I2C2_SCL/ SPI2_SCK/ UART3_TX	-
48	30	22	-	-	PB11	I/O	FT	PB11	TIM2_CH4/ I2C2_SDA/ UART3_RX	-
49	31	23	16	0	VSS	S	-	VSS	-	-
50	32	24	17	17	VDD	S	-	VDD	-	-
51	33	25	-	-	PB12	I/O	FT	PB12	TIM1_BKIN/ SPI2_NSS	-
52	34	26	-	-	PB13	I/O	FT	PB13	TIM1_CH1N/ SPI2_SCK/ UART3_CTS	-
53	35	27	-	-	PB14	I/O	FT	PB14	TIM1_CH2N/ TIM8_CH2N/ SPI2_MISO/ UART3_RTS	-
54	36	28	-	-	PB15	I/O	FT	PB15	TIM1_CH3N/ TIM8_CH3N/ SPI2_MOSI	-
55	-	-	-	-	PD8	I/O	FT	PD8	UART3_TX/ FMC_DA13/ UART3_RX	-
56	-	-	-	-	PD9	I/O	FT	PD9	UART3_RX/ FMC_DA14/ UART3_TX	-

Pin number					Pin name	Type ⁽¹⁾	I/O structure ⁽²⁾	Main function	Alternate functions	Additional functions
LQFP 100	LQFP 64	LQFP 48	LQFP 32	QFN 32						
57	-	-	-	-	PD10	I/O	FT	PD10	FMC_DA15/ I2C1_SCL/ I2C1_SDA	-
58	-	-	-	-	PD11	I/O	FT	PD11	UART3_CTS/ FMC_A16/ I2C1_SDA/ I2C1_SCL	-
59	-	-	-	-	PD12	I/O	FT	PD12	TIM4_CH1/ UART3_RTS/ FMC_A17/ SPI3_SCK/ SPI3_NSS/ SPI3_MOSI/ SPI3_MISO	-
60	-	-	-	-	PD13	I/O	FT	PD13	TIM4_CH2/ FMC_A18/ SPI3_MISO/ SPI3_SCK/ SPI3_NSS/ SPI3_MOSI	-
61	-	-	-	-	PD14	I/O	FT	PD14	TIM4_CH3/ FMC_DA0/ SPI3_MOSI/ SPI3_MISO/ SPI3_SCK/ SPI3_NSS	-
62	-	-	-	-	PD15	I/O	FT	PD15	TIM4_CH4/ FMC_DA1/ SPI3_NSS/ SPI3_MOSI/ SPI3_MISO/ SPI3_SCK	-
63	37	-	-	-	PC6	I/O	FT	PC6	TIM3_CH1/ TIM8_CH1/ I2C1_SCL/ UART6_TX	-

Pin number					Pin name	Type ⁽¹⁾	I/O structure ⁽²⁾	Main function	Alternate functions	Additional functions
LQFP 100	LQFP 64	LQFP 48	LQFP 32	QFN 32						
64	38	-	-	-	PC7	I/O	FT	PC7	TIM3_CH2/ TIM8_CH2/ I2C1_SDA/ UART6_RX	-
65	39	-	-	-	PC8	I/O	FT	PC8	TIM3_CH3/ TIM8_CH3/ SDIO_D0/ I2C2_SCL	-
66	40	-	-	-	PC9	I/O	FT	PC9	MCO2/ TIM3_CH4/ TIM8_CH4/ I2C2_SDA/ SDIO_D1	-
67	41	29	18	18	PA8	I/O	FT	PA8	MCO1/ TIM1_CH1	-
68	42	30	19	19	PA9	I/O	FT	PA9	TIM1_CH2/ UART1_TX/ I2C1_SCL	USB_VBUS
69	43	31	20	20	PA10	I/O	FT	PA10	TIM1_CH3/ UART1_RX/ I2C1_SDA	USB_ID
70	44	32	21	21	PA11/ USBDM	I/O	-	PA11	TIM1_CH4/ UART1_CTS/ CAN1_RX/ COMP1_OUT	USBDM
71	45	33	22	22	PA12/ USBDP	I/O	-	PA12	TIM1_ETR/ UART1_RTS/ CAN1_TX COMP2_OUT	USBDP
72	46	34	23	23	PA13	I/O	FT	PA13	JTMS- SWDIO/ USB_VBUS_ON	-
73	-	-	-	-	NC	I/O	-	NC	-	-
74	47	35	32	0	VSS	S	-	VSS	-	-
75	48	36	-	-	VDD	S	-	VDD	-	-

Pin number					Pin name	Type ⁽¹⁾	I/O structure ⁽²⁾	Main function	Alternate functions	Additional functions
LQFP 100	LQFP 64	LQFP 48	LQFP 32	QFN 32						
76	49	37	24	24	PA14	I/O	FT	PA14	JTCK-SWCLK/ I2C1_SDA	-
77	50	38	25	25	PA15	I/O	FT	PA15	JTDI/ TIM2_CH1_ ETR/ SPI1_NSS/ SPI3_NSS/ I2C1_SCL	-
78	51	-	-	-	PC10	I/O	FT	PC10	SPI3_SCK/ UART3_TX/ UART4_TX/ SDIO_D2	-
79	52	-	-	-	PC11	I/O	FT	PC11	SPI3_MISO/ UART3_RX/ UART4_RX/ SDIO_D3	-
80	53	-	-	-	PC12	I/O	FT	PC12	SPI3_MOSI/ UART5_TX/ SDIO_CK	-
81	-	-	-	-	PD0	I/O	FT	PD0	CAN1_RX/ FMC_DA2/ UART8_TX	-
82	-	-	-	-	PD1	I/O	FT	PD1	CAN1_TX/ FMC_DA3/ UART8_RX	-
83	54	-	-	-	PD2	I/O	FT	PD2	TIM3_ETR/ UART5_RX/ SDIO_CMD	-
84	-	-	-	-	PD3	I/O	FT	PD3	SPI2_SCK/ UART2_CTS/ FMC_CLK	-
85	-	-	-	-	PD4	I/O	FT	PD4	UART2_RTS/ FMC_NOE/ SPI3_SCK	-

Pin number					Pin name	Type ⁽¹⁾	I/O structure ⁽²⁾	Main function	Alternate functions	Additional functions
LQFP 100	LQFP 64	LQFP 48	LQFP 32	QFN 32						
86	-	-	-	-	PD5	I/O	FT	PD5	UART2_TX/ FMC_NWE/ SPI3_MISO	-
87	-	-	-	-	PD6	I/O	FT	PD6	SPI3_MOSI/ UART2_RX/ FMC_NWAIT	-
88	-	-	-	-	PD7	I/O	FT	PD7	FMC_NE1/ SPI3_NSS	-
89	55	39	26	26	PB3	I/O	FT	PB3	JTDO/ TRACESWO/ TIM2_CH2/ SPI1_SCK/ SPI3_SCK	-
90	56	40	27	27	PB4	I/O	FT	PB4	NJTRST/ TIM3_CH1/ SPI1_MISO/ SPI3_MISO	-
91	57	41	28	28	PB5	I/O	FT	PB5	TIM3_CH2/ SPI1_MOSI/ SPI3_MOSI	-
92	58	42	29	29	PB6	I/O	FT	PB6	TIM4_CH1/ I2C1_SCL/ UART1_TX/ UART7_TX	-
93	59	43	30	30	PB7	I/O	FT	PB7	TIM4_CH2/ I2C1_SDA/ UART1_RX/ FMC_NADV/ UART7_RX	-
94	60	44	31	31	BOOT0	I	FT	BOOT0	-	-
95	61	45	-	32	PB8	I/O	FT	PB8	TIM4_CH3/ I2C1_SCL/ CAN1_RX/ COMP1_OUT	-

Pin number					Pin name	Type ⁽¹⁾	I/O structure ⁽²⁾	Main function	Alternate functions	Additional functions
LQFP 100	LQFP 64	LQFP 48	LQFP 32	QFN 32						
96	62	46	-	-	PB9	I/O	FT	PB9	TIM4_CH4/ I2C1_SDA/ SPI2_NSS/ CAN1_TX/ COMP2_OUT	-
97	-	-	-	-	PE0	I/O	FT	PE0	TIM4_ETR/ FMC_NBL0/ UART8_RX	-
98	-	-	-	-	PE1	I/O	FT	PE1	FMC_NBL1/ UART8_TX	-
99	63	47	32	0	VSS	S	-	VSS	-	-
100	64	48	1	1	VDD	S	-	VDD	-	-

1. I = input, O = output, S = power supply, HiZ = high resistance.

2. FT: 5V tolerant, Input signal should be between VDD and 5V.

Table 4. Alternate functions AF0~AF7

Pin	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PA0	-	TIM2_CH1_ETR	TIM5_CH1	TIM8_ETR	-	-	-	UART2_CTS
PA1	-	TIM2_CH2	TIM5_CH2	-	-	-	-	UART2_RTS
PA2	-	TIM2_CH3	TIM5_CH3	-	-	-	-	UART2_TX
PA3	-	TIM2_CH4	TIM5_CH4	-	-	-	-	UART2_RX
PA4	-	-	-	-	-	SPI1_NSS	SPI3_NSS	-
PA5	-	TIM2_CH1_ETR	-	TIM8_CH1N	-	SPI1_SCK	-	-
PA6	-	TIM1_BKIN	TIM3_CH1	TIM8_BKIN	-	SPI1_MISO	-	-
PA7	-	TIM1_CH1N	TIM3_CH2	TIM8_CH1N	-	SPI1_MOSI	-	-
PA8	MCO1	TIM1_CH1	-	-	-	-	-	-
PA9	-	TIM1_CH2	-	-	I2C1_SCL	-	-	UART1_TX
PA10	-	TIM1_CH3	-	-	I2C1_SDA	-	-	UART1_RX
PA11	-	TIM1_CH4	-	-	-	-	-	UART1_CTS
PA12	-	TIM1_ETR	-	-	-	-	-	UART1_RTS
PA13	JTMS_SWKDIO	-	-	-	-	-	-	-
PA14	JTCK_SWCLK	-	-	-	I2C1_SDA	-	-	-

Pin	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PA15	JTDI	TIM2_CH1_ETR	-	-	I2C1_SCL	SPI1_NSS	SPI3_NSS	-
PB0	-	TIM1_CH2N	TIM3_CH3	TIM8_CH2N	-	-	-	-
PB1	-	TIM1_CH3N	TIM3_CH4	TIM8_CH3N	-	-	-	-
PB3	JTDO/ TRACESWO	TIM2_CH2	-	-	-	SPI1_SCK	SPI3_SCK	-
PB4	NJTRST	-	TIM3_CH1	-	-	SPI1_MISO	SPI3_MISO	-
PB5	-	-	TIM3_CH2	-	-	SPI1_MOSI	SPI3_MOSI	-
PB6	-	-	TIM4_CH1	-	I2C1_SCL	-	-	UART1_TX
PB7	-	-	TIM4_CH2	-	I2C1_SDA	-	-	UART1_RX
PB8	-	-	TIM4_CH3	-	I2C1_SCL	-	-	-
PB9	-	-	TIM4_CH4	-	I2C1_SDA	SPI2_NSS	-	-
PB10	-	TIM2_CH3	-	-	I2C2_SCL	SPI2_SCK	-	UART3_TX
PB11	-	TIM2_CH4	-	-	I2C2_SDA	-	-	UART3_RX
PB12	-	TIM1_BKIN	-	-	-	SPI2_NSS	-	-
PB13	-	TIM1_CH1N	-	-	-	SPI2_SCK	-	UART3_CTS
PB14	-	TIM1_CH2N	-	TIM8_CH2N	-	SPI2_MISO	-	UART3_RTS
PB15	-	TIM1_CH3N	-	TIM8_CH3N	-	SPI2_MOSI	-	-
PC0	-	-	-	-	I2C1_SCL	-	-	-
PC1	-	-	-	-	I2C1_SDA	-	-	-
PC2	-	-	-	-	I2C2_SCL	SPI2_MISO	-	-
PC3	-	-	-	-	I2C2_SDA	SPI2_MOSI	-	-
PC6	-	-	TIM3_CH1	TIM8_CH1	I2C1_SCL	-	-	-
PC7	-	-	TIM3_CH2	TIM8_CH2	I2C1_SDA	-	-	-
PC8	-	-	TIM3_CH3	TIM8_CH3	I2C2_SCL	-	-	-
PC9	MCO2	-	TIM3_CH4	TIM8_CH4	I2C2_SDA	-	-	-
PC10	-	-	-	-	-	-	SPI3_SCK	UART3_TX
PC11	-	-	-	-	-	-	SPI3_MISO	UART3_RX
PC12	-	-	-	-	-	-	SPI3_MOSI	-
PD2	-	-	TIM3_ETR	-	-	-	-	-
PD3	-	-	-	-	-	SPI2_SCK	-	UART2_CTS
PD4	-	-	-	-	-	SPI3_SCK	-	UART2_RTS
PD5	-	-	-	-	-	SPI3_MISO	-	UART2_TX
PD6	-	-	-	-	-	SPI3_MOSI	-	UART2_RX
PD7	-	-	-	-	-	SPI3_NSS	-	-
PD8	-	-	-	-	-	-	-	UART3_TX
PD9	-	-	-	-	-	-	-	UART3_RX
PD11	-	-	-	-	-	-	-	UART3_CTS
PD12	-	-	TIM4_CH1	-	-	-	SPI3_SCK	UART3_RTS
PD13	-	-	TIM4_CH2	-	-	-	SPI3_MISO	-

Pin	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PD14	-	-	TIM4_CH3	-	-	-	SPI3_MOSI	-
PD15	-	-	TIM4_CH4	-	-	-	SPI3_NSS	-
PE0	-	-	TIM4_ETR	-	-	-	-	-
PE2	TRACECLK	-	-	-	-	SPI2_SCK	-	-
PE3	TRACED0	-	-	-	-	SPI2_NSS	-	-
PE4	TRACED1	-	-	-	-	SPI2_NSS	-	-
PE5	TRACED2	-	-	-	I2C2_SCL	SPI2_MISO	-	-
PE6	TRACED3	-	-	-	I2C2_SDA	SPI2_MOSI	-	-
PE7	-	TIM1_ETR	-	-	-	-	-	-
PE8	-	TIM1_CH1N	-	-	-	-	-	-
PE9	-	TIM1_CH1	-	-	-	-	-	-
PE10	-	TIM1_CH2N	-	-	-	-	-	-
PE11	-	TIM1_CH2	-	-	-	SPI1_NSS	-	-
PE12	-	TIM1_CH3N	-	-	-	SPI1_SCK	-	-
PE13	-	TIM1_CH3	-	-	-	SPI1_MISO	-	-
PE14	-	TIM1_CH4	-	-	-	SPI1_MOSI	-	-
PE15	-	TIM1_BKIN	-	-	-	-	-	-
PH0	-	-	-	-	-	-	-	-
PH1	-	-	-	-	-	-	-	-

Table 5. Alternate functions AF8~AF15

Pin	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PA0	UART4_TX	-	-	-	-	-	-	-
PA1	UART4_RX	-	-	-	-	-	-	-
PA2	COMP2_OUT	-	-	-	-	-	-	-
PA4	UART5_TX	-	-	-	-	SPI1_MOSI	SPI1_MISO	SPI1_SCK
PA5	UART5_RX	-	-	-	-	SPI1_NSS	SPI1_MOSI	SPI1_MISO
PA6	COMP1_OUT	-	-	-	-	SPI1_SCK	SPI1_NSS	SPI1_MOSI
PA7	-	-	CRS_SYNC	-	-	SPI1_MISO	SPI1_SCK	SPI1_NSS
PA11	COMP1_OUT	CAN1_RX	-	-	-	-	-	-
PA12	COMP2_OUT	CAN1_TX	-	-	-	-	-	-
PA13	-	-	USB_VBUS_ON	-	-	-	-	-
PB0	UART6_TX	-	-	-	-	-	-	-
PB1	UART6_RX	-	-	-	-	-	-	-
PB6	UART7_TX	-	-	-	-	-	-	-
PB7	UART7_RX	-	-	-	FMC_NADV	-	-	-
PB8	COMP1_OUT	CAN1_RX	-	-	-	-	-	-
PB9	COMP2_OUT	CAN1_TX	-	-	-	-	-	-
PC6	UART6_TX	-	-	-	-	-	-	-

Pin	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PC7	UART6_RX	-	-	-	-	-	-	-
PC8	-	-	-	-	SDIO_D0	-	-	-
PC9	-	-	-	-	SDIO_D1	-	-	-
PC10	UART4_TX	-	-	-	SDIO_D2	-	-	-
PC11	UART4_RX	-	-	-	SDIO_D3	-	-	-
PC12	UART5_TX	-	-	-	SDIO_CK	-	-	-
PD0	UART8_TX	CAN1_RX	-	-	FMC_DA2	-	-	-
PD1	UART8_RX	CAN1_TX	-	-	FMC_DA3	-	-	-
PD2	UART5_RX	-	-	-	SDIO_CMD	-	-	-
PD3	-	-	-	-	FMC_CLK	-	-	-
PD4	-	-	-	-	FMC_NOE	-	-	-
PD5	-	-	-	-	FMC_NWE	-	-	-
PD6	-	-	-	-	FMC_NWAIT	-	-	-
PD7	-	-	-	-	FMC_NE1	-	-	-
PD8	-	-	-	-	FMC_DA13	UART3_RX	-	-
PD9	-	-	-	-	FMC_DA14	UART3_TX	-	-
PD10	-	-	-	-	FMC_DA15	I2C1_SCL	I2C1_SDA	-
PD11	-	-	-	-	FMC_A16	I2C1_SDA	I2C1_SCL	-
PD12	-	-	-	-	FMC_A17	SPI3_NSS	SPI3_MOSI	SPI3_MISO
PD13	-	-	-	-	FMC_A18	SPI3_SCK	SPI3_NSS	SPI3_MOSI
PD14	-	-	-	-	FMC_DA0	SPI3_MISO	SPI3_SCK	SPI3_NSS
PD15	-	-	-	-	FMC_DA1	SPI3_MOSI	SPI3_MISO	SPI3_SCK
PE0	UART8_RX	-	-	-	FMC_NBL0	-	-	-
PE1	UART8_TX	-	-	-	FMC_NBL1	-	-	-
PE2	-	-	-	-	FMC_A23	-	-	-
PE3	-	-	-	-	FMC_A19	-	-	-
PE4	-	-	-	-	FMC_A20	-	-	-
PE5	-	-	-	-	FMC_A21	-	-	-
PE6	-	-	-	-	FMC_A22	-	-	-
PE7	UART7_RX	-	-	-	FMC_DA4	-	-	-
PE8	UART7_TX	-	-	-	FMC_DA5	-	-	-
PE9	-	-	-	-	FMC_DA6	-	-	-
PE10	-	-	-	-	FMC_DA7	-	-	-
PE11	-	-	-	-	FMC_DA8	-	-	-
PE12	-	-	-	-	FMC_DA9	-	-	-
PE13	-	-	-	-	FMC_DA10	-	-	-
PE14	-	-	-	-	FMC_DA11	-	-	-
PE15	-	-	-	-	FMC_DA12	-	-	-
PH0	UART8_TX	CAN1_RX	-	-	FMC_DA2	-	-	-
PH1	UART8_RX	CAN1_TX	-	-	FMC_DA3	-	-	-

4

Memory mapping

Memory mapping

Table 6. Memory mapping

Bus	Boundaryaddress	Size	Peripheral	Notes
FLASH	0x0000 0000 - 0x0007 FFFF	512KB	Main flash memory, system memory, or SRAM, depends on the configuration of BOOT	
	0x0008 0000 - 0x07FF FFFF	~128MB	Reserved	
	0x0800 0000 - 0x0807 FFFF	512KB	Main Flash memory	
	0x0808 0000 - 0x080F FFFF	512KB	Reserved	
	0x0810 0000 - 0x0810 0FFF	4KB	Reserved	
	0x0810 1000 - 0x0FFF FFFF	~128MB	Reserved	
	0x1000 0000 - 0x13FF FFFF	64MB	Reserved	
	0x1400 0000 - 0x1FFD FFFF	~192MB	Reserved	
	0x1FFE 0000 - 0x1FFE 01FF	0.5KB	Reserved	
	0x1FFE 0200 - 0x1FFE 0FFF	3KB	Reserved	
	0x1FFE 1000 - 0x1FFE 1DFF	3.5KB	Reserved	
	0x1FFE 1E00 - 0x1FFF F3FF	~128MB	Reserved	
	0x1FFF F400 - 0x1FFF F7FF	1KB	System memory	
	0x1FFF F800 - 0x1FFF F9FF	0.5KB	Option bytes	
	0x1FFF F810 - 0x1FFF FFFF	~2KB	Reserved	
SRAM	0x2000 0000 - 0x2000 3FFF	16KB	SRAM-2	
	0x2000 4000 - 0x2001 FFFF	112KB	SRAM-1	
	0x2002 0000 - 0x3FFF FFFF	~512MB	Reserved	
APB1	0x4000 0000 - 0x4000 03FF	1KB	TIM2	
	0x4000 0400 - 0x4000 07FF	1KB	TIM3	
	0x4000 0800 - 0x4000 0BFF	1KB	TIM4	
	0x4000 0C00 - 0x4000 0FFF	1KB	TIM5	
	0x4000 1000 - 0x4000 13FF	1KB	TIM6	
	0x4000 1400 - 0x4000 17FF	1KB	TIM7	
	0x4000 1800 - 0x4000 27FF	4KB	Reserved	
	0x4000 2800 - 0x4000 2BFF	1KB	RTC & BKP	
	0x4000 2C00 - 0x4000 2FFF	1KB	WWDG	
	0x4000 3000 - 0x4000 33FF	1KB	IWDG	
	0x4000 3400 - 0x4000 37FF	1KB	Reserved	

Bus	Boundaryaddress	Size	Peripheral	Notes
APB1	0x4000 3800 - 0x4000 3BFF	1KB	SPI2	
	0x4000 3C00 - 0x4000 3FFF	1KB	SPI3	
	0x4000 4000 - 0x4000 43FF	1KB	Reserved	
	0x4000 4400 - 0x4000 47FF	1KB	UART2	
	0x4000 4800 - 0x4000 4BFF	1KB	UART3	
	0x4000 4C00 - 0x4000 4FFF	1KB	UART4	
	0x4000 5000 - 0x4000 53FF	1KB	UART5	
	0x4000 5400 - 0x4000 57FF	1KB	I2C1	
	0x4000 5800 - 0x4000 5BFF	1KB	I2C2	
	0x4000 5C00 - 0x4000 5FFF	1KB	Reserved	
	0x4000 6000 - 0x4000 63FF	1KB	Reserved	
	0x4000 6400 - 0x4000 67FF	1KB	CAN1	
	0x4000 6800 - 0x4000 6BFF	1KB	Reserved	
	0x4000 6C00 - 0x4000 6FFF	1KB	CRS	
	0x4000 7000 - 0x4000 73FF	1KB	PWR	
	0x4000 7400 - 0x4000 77FF	1KB	Reserved	
	0x4000 7800 - 0x4000 7BFF	1KB	UART7	
	0x4000 7C00 - 0x4000 7FFF	1KB	UART8	
	0x4000 7800 - 0x4000 FFFF	1KB	Reserved	
APB2	0x4001 0000 - 0x4001 03FF	1KB	COMP+SYSCFG	
	0x4001 0400 - 0x4001 07FF	1KB	EXTI	
	0x4001 0800 - 0x4001 0BFF	1KB	Reserved	
	0x4001 0C00 - 0x4001 0FFF	1KB	Reserved	
	0x4001 1000 - 0x4001 13FF	1KB	Reserved	
	0x4001 1400 - 0x4001 17FF	1KB	Reserved	
	0x4001 1800 - 0x4001 1BFF	1KB	Reserved	
	0x4001 1C00 - 0x4001 23FF	2KB	Reserved	
	0x4001 2400 - 0x4001 27FF	1KB	ADC1	
	0x4001 2800 - 0x4001 2BFF	1KB	Reserved	
	0x4001 2C00 - 0x4001 2FFF	1KB	TIM1	
	0x4001 3000 - 0x4001 33FF	1KB	SPI1	
	0x4001 3400 - 0x4001 37FF	1KB	TIM8	
	0x4001 3800 - 0x4001 3BFF	1KB	UART1	
	0x4001 3C00 - 0x4001 3FFF	1KB	UART6	
	0x4001 4000 - 0x4001 5FFF	8KB	Reserved	
	0x4001 6000 - 0x4001 63FF	1KB	Reserved	
	0x4001 6400 - 0x4001 7FFF	7KB	Reserved	
	0x4001 8000 - 0x4001 83FF	1KB	SDIO	
	0x4001 8400 - 0x4001 FFFF	23KB	Reserved	

Bus	Boundaryaddress	Size	Peripheral	Notes
AHB1	0x4002 0000 - 0x4002 03FF	1KB	DMA1	
	0x4002 0400 - 0x4002 07FF	1KB	DMA2	
	0x4002 0800 - 0x4002 0FFF	2KB	Reserved	
	0x4002 1000 - 0x4002 13FF	1KB	RCC	
	0x4002 1400 - 0x4002 1FFF	3KB	Reserved	
	0x4002 2000 - 0x4002 23FF	1KB	Flash memory interface	
	0x4002 2400 - 0x4002 2FFF	3KB	Reserved	
	0x4002 3000 - 0x4002 33FF	1KB	CRC	
	0x4002 3400 - 0x4002 7FFF	14KB	Reserved	
	0x4002 8000 - 0x4002 9FFF	8KB	Reserved	
	0x4002 A000 - 0x47FF FFFF	~64MB	Reserved	
	0x4800 0000 - 0x4800 03FF	1KB	GPIOA	
	0x4800 0400 - 0x4800 07FF	1KB	GPIOB	
	0x4800 0800 - 0x4800 0BFF	1KB	GPIOC	
	0x4800 0C00 - 0x4800 0FFF	1KB	GPIOD	
	0x4800 1000 - 0x4800 13FF	1KB	GPIOE	
AHB2	0x5000 0000 - 0x5003 FFFF	16KB	USB FS	
	0x5006 0000 - 0x5006 03FF	1KB	Reserved	
	0x5006 0800 - 0x5006 0BFF	1KB	Reserved	
	0x6000 0000 - 0x6FFF FFFF	~256MB	Reserved	
AHB3	0x7000 0000 - 0x7FFF FFFF	~256MB	Reserved	
	0x8000 0000 - 0x8FFF FFFF	~256MB	Reserved	
	0x9000 0000 - 0x9FFF FFFF	~256MB	Reserved	
	0xA000 0000 - 0xA000 0FFF	4KB	FSMC	
	0xA000 1000 - 0xA000 13FF	1KB	Reserved	
	0xA000 1000 - 0xBFFF FFFF	~512MB	Reserved	

5

Electrical characteristics

Electrical characteristics

5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS} .

5.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed with an ambient temperature at $T_A = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$.

5.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25^\circ\text{C}$ and $V_{DD} = 3.3\text{V}$. They are given only as design guidelines and are not tested.

5.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

5.1.4 Loading capacitor

The load conditions used for pin parameter measurement are shown in the figure below.




Figure 9. Pin loading conditions

5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is shown in the figure below.




Figure 10. Pin input voltage

5.1.6 Power supply scheme

The power supply design scheme is shown in the figure below.




Figure 11. Power supply scheme

5.1.7 Current consumption measurement

The measurement of the current consumption on the pin is shown in the figure below.




Figure 12. Current consumption measurement scheme

5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in Tables (Table 7, Table 8, Table 9) may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 7. Voltage characteristics

Symbol	Definition	Min	Max	Unit
$V_{DD} - V_{SS}$	External main supply voltage (including V_{DDA} and V_{SSA}) ⁽¹⁾	- 0.3	5.5	V
V_{IN}	Input voltage on FT and FTf pins ⁽²⁾	$V_{SS} - 0.3$	5.5	
	Input voltage on other pins ⁽²⁾	$V_{SS} - 0.3$	5.5	
$ \Delta V_{DDx} $	Variations between different V_{DD} power pins		50	mV
$ V_{SSx} - V_{SS} $	Variations between all the different ground pins		50	

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
2. V_{IN} maximum must always be respected. Refer to Table below for maximum allowed injected current values.

Table 8. Current characteristics

Symbol	Definition	Max	Unit
I_{VDD}	Total current into sum of all V_{DD}/V_{DDA} power lines (source) ⁽¹⁾	150	mA
I_{VSS}	Total current out of sum of all V_{SS} ground lines (sink) ⁽¹⁾	150	mA

Symbol	Definition	Max	Unit
I_{IO}	Output current sunk by any I/O and control pin	20	mA
I_{IO}	Output current source by any I/O and control pin	-18	mA
$I_{INJ(PIN)}^{(2)(3)}$	Injected current on NRST pins	±5	mA
$I_{INJ(PIN)}^{(2)(3)}$	Injected current on OSC_IN pin of HSE and OSC_IN pin of LSE	±5	mA
$I_{INJ(PIN)}^{(2)(3)}$	Injected current on other pins ⁽⁴⁾	±5	mA
$\Sigma I_{INJ(PIN)}^{(2)}$	Total injected current(sum of all I/O and control pins) ⁽⁴⁾	±25	mA

1. All main power(V_{DD} , V_{DDA}) and ground(V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
2. $I_{INJ(PIN)}$ cannot exceed its limit, that is, to ensure that the V_{IN} does not exceed its maximum value. If V_{IN} does not guarantee that its maximum value is not exceeded, ensure that $I_{INJ(PIN)}$ does not exceed its maximum value under external restrictions. When $V_{IN} > V_{DD}$, there is a forward injection current; when $V_{IN} < V_{SS}$, there is a reverse injection current.
3. Negative injection disturbs the analog performance of the device.
4. When several inputs are submitted to a current injection, the maximum $I_{INJ(PIN)}$ is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 9. Thermal characteristics

Symbol	Definition	Max	Unit
T_{STG}	Storage temperature range	- 45 ~ + 150	°C
T_J	Maximum junction temperature	125	°C

5.3 Operating conditions

5.3.1 General operating conditions

Table 10. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f_{HCLK}	Internal AHB clock frequency		0	96	MHz
f_{PCLK1}	Internal APB1 clock frequency		0	f_{HCLK}	
f_{PCLK2}	Internal APB2 clock frequency		0	f_{HCLK}	
$V_{DD}^{(1)}$	Standard operating voltage		2.0	5.5	V

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DDA}	Analog operating voltage	Must be the same voltage as V_{DD} ⁽¹⁾	2.5	5.5	V
V_{BAT}	Backup part of working voltage		1.8	5.5	V
P_D	Power dissipation temperature: $T_A = 85^\circ\text{C}$ ⁽²⁾	LQFP64		203	mW
		LQFP48			
		LQFP32/QFN32			
T_A	Ambient temperature: $T_A = 85^\circ\text{C}$	Maximum power dissipation	-40	85	$^\circ\text{C}$
		Low power dissipation ⁽³⁾	-40	105	
	Ambient temperature: $T_A = 105^\circ\text{C}$	Maximum power dissipation	-40	105	$^\circ\text{C}$
		Low power dissipation ⁽³⁾	-40	125	

1. It is recommended to use the same power supply for V_{DD} and V_{DDA} , the maximum permissible difference between V_{DD} and V_{DDA} is 300mV during power up and normal operation.
2. If T_A is low, higher P_D values are allowed as long as T_J does not exceed T_{Jmax} (See subsec 5.1).
3. In low power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} (See subsec 5.1).

5.3.2 Operating conditions at power-up/power-down

The parameters given in the table below are based on tests under normal operating conditions.

Table 11. Operating conditions at power-up/power-down

Symbol	Parameter	Conditions	Min	Max	Unit
t_{VDD}	V_{VDD} rise time rate	$T_A = 27^\circ\text{C}$	100	∞	$\mu\text{S/V}$
	V_{VDD} fall time rate		100	∞	

5.3.3 Embedded reset and power control block characteristics

The parameters given in the table below are based on the ambient temperature and the V_{DD} supply voltage listed in Table 10.

Table 12. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
		PLS[3: 0]=0000 (Rising edge)	1.813	1.819	1.831	V
		PLS[3: 0]=0000 (Falling edge)		1.705		V
		PLS[3: 0]=0001 (Rising edge)	2.112	2.116	2.124	V
		PLS[3: 0]=0001 (Falling edge)		2.0		V

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
		PLS[3: 0]=0010 (Rising edge)	2.411	2.414	2.421	V
		PLS[3: 0]=0010 (Falling edge)		2.297		V
		PLS[3: 0]=0011 (Rising edge)	2.711	2.714	2.719	V
		PLS[3: 0]=0011 (Falling edge)		2.597		V
		PLS[3: 0]=0100 (Rising edge)	3.011	3.013	3.018	V
		PLS[3: 0]=0100 (Falling edge)		2.895		V
		PLS[3: 0]=0101 (Rising edge)	3.311	3.313	3.317	V
		PLS[3: 0]=0101 (Falling edge)		3.194		V
		PLS[3: 0]=0110 (Rising edge)	3.611	3.613	3.616	V
		PLS[3: 0]=0110 (Falling edge)		3.494		V
		PLS[3: 0]=0111 (Rising edge)	3.91	3.913	3.916	V
		PLS[3: 0]=0111 (Falling edge)		3.793		V
		PLS[3: 0]=1000 (Rising edge)	4.21	4.212	4.215	V
		PLS[3: 0]=1000 (Falling edge)		4.092		V
		PLS[3: 0]=1001 (Rising edge)	4.51	4.512	4.515	V
		PLS[3: 0]=1001 (Falling edge)		4.391		V
		PLS[3: 0]=1010 (Rising edge)	4.809	4.811	4.813	V
		PLS[3: 0]=1010 (Falling edge)		4.69		V
$V_{PVDhyst}^{(2)}$	PVD hysteresis			100		mV
$V_{POR/PDR}$	Power on/down reset threshold	Falling edge	1.63 ⁽¹⁾	1.66	1.68	V
		Rising edge		1.75		V
$V_{PDRhys}^{(2)}$	PDR hysteresis			90.9		mV
$T_{RSTTEMPO}^{(2)}$	Reset duration			20		ms

1. The product behavior is guaranteed by design down to the minimum value $V_{POR/PDR}$.
2. Guaranteed by design, not tested in production.

Note: The reset duration is measured from power-on (POR reset) to the time when the user application code reads the first instruction.

5.3.4 Embedded internal reference voltage

The parameters given in the table below are based on the ambient temperature and the V_{DD} supply voltage listed in Table 10.

Table 13. Embedded internal reference voltage⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{REFINT}	Internal reference voltage	$-40^{\circ}\text{C} < T_A < +105^{\circ}\text{C}$		1.2		V
		$-40^{\circ}\text{C} < T_A < +85^{\circ}\text{C}$		1.2		V

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_{S_vrefint}^{(1)}$	ADC sampling time when reading the internal reference voltage		40			μS

1. Shortest sampling time can be determined in the application by multiple iterations.

5.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

All Run-mode current consumption measurements given in this section are performed with a reduced code.

Maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode, and are connected to a static level — V_{DD} or V_{SS} (no load)
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted to the f_{HCLK} (0 ~ 24 MHz is 0 waiting period, 24 ~ 48 MHz is 1 waiting period, 48 ~ 72 MHz is 2 waiting period, 72 ~ 96 MHz is 3 waiting period).
- The instruction prefetching function is on. When the peripherals are enabled:
 $f_{PCLK1} = f_{HCLK}$.

Note: The instruction prefetching function must be set before setting the clock and bus divider.

The parameters given in the table (Table 14、Table 15、Table 16) are based on the ambient temperature and the V_{DD} supply voltage listed in Table 10.

Table 14. Typical current consumption in Run mode, code executing from Flash memory

Symbol	Parameter	Conditions	f_{HCLK}	Typ ⁽¹⁾		Unit
				All peripherals enabled ⁽²⁾	All peripherals disabled	
I_{DD}	Supply current in run mode	Internal clock ⁽²⁾	96MHz	26.23	15.2	mA
			72MHz	20.52	12.19	
			48MHz	14.71	9.13	
			36MHz	11.76	7.58	
			24MHz	8.84	6.03	
I_{DD}	Supply current in run mode	External clock ⁽²⁾	8MHz	4.1	3.14	

1. The typical value is tested at $T_A = 25^\circ\text{C}$. Guaranteed by design, not tested in production.
2. External clock is 8MHz, when $f_{\text{HCLK}} > 8\text{MHz}$ enable PLL.

Table 15. Typical current consumption in Sleep mode, code executing from Flash memory or RAM

Symbol	Parameter	Conditions	f_{HCLK}	Typ ⁽¹⁾		Unit
				All peripherals enabled ⁽²⁾	All peripherals disabled	
I_{DD}	Supply current in Sleep mode	External clock ⁽²⁾	96MHz	22.41	10.92	mA
			72MHz	17.57	8.96	
			48MHz	12.68	6.96	
			36MHz	10.29	5.95	
			24MHz	7.79	4.9	
			8MHz	3.46	2.8	

1. The typical value is tested at $T_A = 25^\circ\text{C}$. From a comprehensive evaluation, it is tested in terms of V_{DDmax} and f_{HCLKmax} enable peripherals in production.
2. External clock is 8MHz, when $f_{\text{HCLK}} > 8\text{MHz}$ enable PLL.

Table 16. Maximum current consumption in Stop and Standby mode, code executing from Flash memory

Symbol	Parameter	Conditions	Max	Unit
			$T_A = 25^\circ\text{C}$	
I_{DD}	Supply current in Stop mode	Enter the stop mode after reset, $V_{\text{DD}} = 3.3\text{V}$	402	μA
	Supply current in Standby mode	Enter the standby mode after reset, $V_{\text{DD}} = 3.3\text{V}$	0.4	
$I_{\text{DD_VBAT}}$	Supply current in the backup area	Low speed oscillator and RTC are on, $V_{\text{DD}}/V_{\text{BAT}} = 3.3\text{V}$	0.2	μA

1. I/O status is analog input.




Figure 13. Typical current consumption in standby mode vs. temperature at $V_{DD} = 3.3V$

Typical current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input configuration, and are connected to a static level — V_{DD} or V_{SS} (no load).
- All the peripherals are closed, unless otherwise specified.
- The Flash memory access time is adjusted to the f_{HCLK} (0 ~ 24 MHz is 0 waiting period, 24 ~ 48 MHz is 1 waiting period, 48 ~ 72 MHz is 2 waiting period, 72 ~ 96 MHz is 3 waiting period).
- The ambient temperature and V_{DD} supply voltage conditions are summarized in Table 10.
- The instruction prefetching function is on. When the peripherals are enabled:
 $f_{PCLK1} = f_{HCLK}$.

Note: The instruction prefetch function must be set before the clock is set and the bus is divided.

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in Table 17. The MCU is placed under the following conditions:

- All I/O pins are in analog input mode, and are connected to a static level — V_{DD} or V_{SS} (no load).
- All peripherals are disabled except when explicitly mentioned.
- The given value is calculated by measuring the current consumption.
 - with all peripherals clocked OFF
 - with only one peripheral clocked on

- Ambient operating temperature and supply voltage conditions V_{DD} summarized in Table 10.

Table 17. On-chip peripheral current consumption⁽¹⁾

Peripheral		Typical consumption at 25 °C	Unit	Peripheral		Typical consumption at 25 °C	Unit
APB1	TIM2	0.098	mA	APB2	GPIOA	0.045	mA
	TIM3	0.062			GPIOB	0.046	
APB1	TIM4	0.055	mA	APB2	GPIOC	0.052	mA
	SPI2	0.133			GPIOD	0.046	
	UART2	0.077			ADC1	0.051	
	UART3	0.078			ADC2	0.052	
	I2C1	0.132			TIM1	0.121	
	I2C2	0.134			SPI1	0.122	
	USB	0.058			UART1	0.078	
	CAN	0.033					

1. $f_{HCLK} = 96\text{MHz}$, $f_{APB1} = f_{HCLK}/2$, $f_{APB2} = f_{HCLK}$, the prescale coefficient for each device is the default value.

5.3.6 External clock source characteristics

High-speed external user clock generated from an external source

The characteristic parameters given in the following table are measured using a high-speed external clock source, ambient temperature and power supply voltage meet the conditions of General operating conditions.

Table 18. High-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{HSE_ext}	User external clock source frequency ⁽¹⁾		2	8	24	MHz
V_{HSEH}	OSC_IN input pin high level voltage		$0.7V_{DD}$		V_{DD}	V
V_{HSEL}	OSC_IN input pin low level voltage		V_{SS}		$0.3V_{DD}$	
$t_{w(HSE)}$	OSC_IN high or low time ⁽¹⁾		16			nS
$t_{r(HSE)}$ $t_{f(HSE)}$	OSC_IN rise or fall time ⁽¹⁾				20	
$C_{in(HSE)}$	OSC_IN input capacitance ⁽¹⁾			5		pF
$DuCy_{(HSE)}$	Duty cycle		45		55	%
I_L	OSC_IN input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$			± 1	μA

1. Guaranteed by design, not tested in production.

Low-speed external user clock characteristics

The characteristic parameters given in the following table are measured using a low-speed external clock source, ambient temperature and power supply voltage meet the conditions of General operating conditions.

Table 19. Low-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{LSE_ext}	User external clock source frequency ⁽¹⁾		16	32.768	200	KHz
V_{LSEH}	OSC_IN input pin high level voltage				1.2	V
V_{LSEL}	OSC_IN input pin low level voltage		0.25			V
$t_{w(LSE)}$	OSC_IN high or low time ⁽¹⁾			15259		nS
$t_{r(LSE)}$	OSC_IN rise time ⁽¹⁾			30		nS
$t_{f(LSE)}$	OSC_IN fall time ⁽¹⁾			30		nS
$C_{in(LSE)}$	OSC_IN input capacitance ⁽¹⁾			5		pF
$DuCy_{(LSE)}$	Duty cycle			50		%
I_L	OSC_IN input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$		0.03		uA

1. Guaranteed by design, not tested in production.




Figure 14. High-speed external clock source AC timing diagram




Figure 15. Low-speed external clock source AC timing diagram

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with an 2 to 24 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in the table below. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy...).

Table 20. HSE oscillator characteristics⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{OSC_IN}	Oscillator frequency		2	8	24	MHz
R_F	Feedback resistor	$R_S = 30\Omega$		1000		k Ω
C_{L1} $C_{L2}^{(3)}$	The proposed load capacitance corresponds to the crystal serial impedance (R_S) ⁽⁴⁾	$V_{DD} = 3.3V$ $V_{IN} = V_{SS}$ 30pF load		30		pF
I_2	HSE current consumption	Startup			1	mA
g_m	Oscillator transconductance	V_{DD} is stabilized	25			mA/V
$t_{SU(HSE)}^{(5)}$	Startup time	$R_S = 30\Omega$		2		mS

1. Resonator characteristics given by the crystal/ceramic resonator manufacturer characteristics Parameter.

2. Guaranteed by design, not tested in production.
3. For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (Typ.) , designed for high-frequency applications, and selected to match the requirements of the crystal or resonator. C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .
4. The relatively low value of the RF resistance can be used to avoid problems arising from the use of wet conditions to provide protection, this environment resulting in leakage and bias conditions have changed. However, if the MCU is applied in bad wet conditions, the design needs to take this parameter into account.
5. $t_{SU(HSE)}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.




Figure 16. Typical application with an 8 MHz crystal

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in the table below. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy). Note: For C_{L1} and C_{L2} , it is recommended to use a high quality ceramic capacitor between 5pF and 15pF and select the crystal or resonator that meets the requirements. Usually C_{L1} and C_{L2} have the same parameters. Crystal manufacturers typically give the parameters of the load capacitance in a serial combination of C_{L1} and C_{L2} . The load capacitance C_L is calculated by: $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$, where C_{stray} is the capacitance of the pin and the capacitance associated with the PCB or PCB. Its typical value is between 2pF and 7pF. WARNING: To avoid exceeding

the maximum value of C_{L1} and C_{L2} (15pF), it is highly recommended to use a resonator with a load capacitance of $C_L \leq 7\text{pF}$. A resonator with a load capacitance of 12.5pF cannot be used. For example, if a resonator with a load capacitance of $C_L = 6\text{pF}$ is selected and $C_{\text{stray}} = 2\text{pF}$, then $C_{L1} = C_{L2} = 8\text{pF}$.

Table 21. LSI oscillator characteristics ($f_{\text{LSE}}=32.768\text{KHz}$) ⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
R_F	Feedback resistor			25		$M\Omega$
C_{L1} C_{L2} ⁽²⁾	The proposed load capacitance corresponds to the crystal serial impedance (R_S) ⁽³⁾	$R_S = 30\Omega$			4	pF
I_2	LSE current consumption	$V_{DD} = 3.3\text{V}$ $V_{IN} = V_{SS}$		0.08		μA
g_m	Oscillator transconductance			0.5		$\mu\text{A/V}$
$t_{\text{SU(HSE)}}^{(4)}$	Startup time	V_{DD} is stabilized		1	4	S

1. Guaranteed by design, not tested in production.
2. See the note and warning paragraphs above this table.
3. Selecting a high quality oscillator with a small R_S value (such as MSIV-TIN 32.768KHz) optimizes current consumption. Please consult the crystal manufacturer for details.
4. $t_{\text{SU(HSE)}}$ is the start-up time, which is measured from the time the software enables HSE until a stable 8MHz oscillation is obtained. This value is measured on a standard crystal resonator, which may vary greatly depending on the crystal manufacturer.




Figure 17. Typical application with a 32.768 kHz crystal

5.3.7 Internal clock source characteristics

The characteristic parameters given in the table below are measured using ambient temperature and supply voltage in accordance with general operating conditions.

High-speed internal (HSI) oscillator

Table 22. HSI oscillator characteristics⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{HSI}	Frequency		40	48	64	MHz
ACC_{HSI}	Accuracy of the HSI oscillator	$T_A = -40^{\circ}\text{C} \sim 105^{\circ}\text{C}$	-5		5	%
ACC_{HSI}	Accuracy of the HSI oscillator	$T_A = -10^{\circ}\text{C} \sim 85^{\circ}\text{C}$	-3		3	%
ACC_{HSI}	Accuracy of the HSI oscillator	$T_A = 0^{\circ}\text{C} \sim 70^{\circ}\text{C}$	-2		2	%
ACC_{HSI}	Accuracy of the HSI oscillator	$T_A = 25$	-1		1	%
$t_{\text{SU(HSI)}}$	HSI oscillator startup time				2	μS
$I_{\text{DD(HSI)}}$	HSI oscillator power consumption			81	200	μA

1. $V_{\text{DD}} = 3.3\text{V}$, $T_A = -40^{\circ}\text{C} \sim 105^{\circ}\text{C}$, unless otherwise specified.
2. Guaranteed by design, not tested in production.

Low-speed internal (LSI) oscillator

Table 23. LSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{\text{LSI}}^{(2)}$	Frequency		31	40	75	KHz
$t_{\text{SU(LSI)}}^{(2)}$	LSI oscillator startup time				1	μS
$I_{\text{DD(LSI)}}^{(3)}$	LSI oscillator power consumption			1.1	1.7	μA

1. $V_{\text{DD}} = 3.3\text{V}$, $T_A = -40^{\circ}\text{C} \sim 105^{\circ}\text{C}$, Unless otherwise stated
2. Comprehensive assessment, not tested in production.
3. Guaranteed by design, not tested in production.

Wake-up times from low power mode

The wake-up times listed in the table below are measured during the wake-up phase of the internal clock HSI. The clock source used when waking up depends on the current operating mode:

- Stop or Standby mode: The clock source is the oscillator
- Sleep mode: The clock source is the clock used when entering sleep mode

All times are measured using ambient temperature and supply voltage in accordance with common operating conditions.

Table 24. Low-power mode wakeup timings

Symbol	Parameter	Conditions	Max	Unit
$t_{WUSLEEP}^{(1)}$	Wakeup from Sleep mode	HSI clock wakeup	4.2	μS
$t_{WUSTOP}^{(1)}$	Wakeup from Stop mode (The regulator is in run mode)	HSI clock wakeup = $2\mu S$	6.3	
$t_{WUSTDBY}^{(1)}$	Wakeup from Standby mode	HSI clock wakeup = $2\mu S$ The regulator wakes up from the off mode = $38\mu S$	47	mS

1. The wake-up time is measured from the start of the wake-up event to the user program to read the first instruction.

5.3.8 PLL characteristics

The parameters listed in the table below are measured using ambient temperature and supply voltage in accordance with common operating conditions.

Table 25. PLL characteristics⁽¹⁾

Symbol	Parameter	Min	Typ	Max	Unit
f_{PLL_IN}	PLL input clock ⁽²⁾	2		24	MHz
	PLL input clock duty cycle	40		60	%
f_{PLL_OUT}	PLL multiplier output clock	40		200	MHz
t_{LOCK}	PLL lock time			100	μS

1. Guaranteed by design, not tested in production.
 2. Take care to use the appropriate multiplier factors to obtain PLL input clock values compatible with the range defined by f_{PLL_OUT} .

5.3.9 Memory characteristics

Flash memory

The characteristics are given at $T_A = -40^\circ C \sim 105^\circ C$ unless otherwise specified.

Table 26. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_{prog}	8-bit programming time	$T_A = -40^\circ C \sim 125^\circ C$	4			μS

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_{ERASE}	Page (512K bytes) erase time	$T_A = -40^{\circ}\text{C} \sim 125^{\circ}\text{C}$		4	5	mS
t_{ME}	Mass erase time	$T_A = -40^{\circ}\text{C} \sim 125^{\circ}\text{C}$	20		40	mS
I_{DD}	Supply current	Read mode, $f_{HCLK} = 48\text{MHz}$		5	6	mA
		Write mode, $f_{HCLK} = 48\text{MHz}$			7	mA
		Erase mode, $f_{HCLK} = 48\text{MHz}$			2	mA
I_{SB}	Standby current			1@25°C	50@125°C	μA
I_{DEP}	Deep Standby current			0.5	15@125°C	μA

Table 27. Flash memory endurance and data retention⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
NEND	Endurance (Annotation: Erase number of times)	$T_A = -40^{\circ}\text{C} \sim 85^{\circ}\text{C}$ $T_A = -40^{\circ}\text{C} \sim 105^{\circ}\text{C}$	10			K cycle
t_{RET}	Data retention	1 K cycle ⁽²⁾ at $T_A = 85^{\circ}\text{C}$	30			Year
		1 K cycle ⁽¹⁾⁽²⁾ at $T_A = 105^{\circ}\text{C}$	10			
		10 K cycle ⁽¹⁾⁽²⁾ at $T_A = 55^{\circ}\text{C}$	20			

1. Guaranteed by design, not tested in production.
2. Cycle tests are carried out in the whole temperature range.

5.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports), the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to VDD and VSS through a 100 pF capacitor, until a functional disturbance occurs. This test is

compliant with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in the following table. They are based on the EMS levels and classes defined in application note.

Table 28. EMS characteristics

Symbol	Parameter	Conditions	Level/Class
V_{EFT}	Fast transient voltage burst limits to be applied through 100 pF on V_{DD} and V_{SS} pins to induce a functional disturbance	$V_{DD} = 3.3V, T_A = +25^{\circ}C$, $f_{HCLK} = 48MHz$. Conforming to IEC 1000-4-4	TBD

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and pre-qualification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (for example control registers)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors.

5.3.11 Absolute Maximum (Electrical Sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD78A IC latch-up standard.

Table 29. ESD characteristics

Symbol	Parameter	Conditions	Type	Max	Unit
$V_{ESD(HBM)}$	Electrostatic discharge voltage (Human body model)	$T_A = +25^\circ\text{C}$, Conforming to JESD22-A114		2000	V
$V_{ESD(CDM)}$	Electrostatic discharge voltage (Charging device model)	$T_A = +25^\circ\text{C}$, Conforming to JESD22-C101		500	
I_{LU}	Latch-up current	$T_A = +25^\circ\text{C}$, Conforming to JESD78A		200	mA

5.3.12 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in Table 7 are derived from tests.

Table 30. I/O static characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{IL}	Low level input voltage	CMOS Port	-0.5		1.1	V
V_{IH}	High level input voltage	CMOS Port	2.08			V
V_{hys}	Schmitt trigger hysteresis ⁽¹⁾		500	700	800	mV
I_{lkg}	Input leakage current ⁽²⁾				1	μA
R_{PU}	Weak pull-up equivalent resistor ⁽³⁾	$V_{IN} = V_{SS}$	30	50	100	$k\Omega$
R_{PD}	Weak pull-down equivalent resistor ⁽³⁾	$V_{IN} = V_{DD}$	30	50	100	

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
C_{IO}	I/O pin capacitance				5	pF

1. Schmitt Trigger switching hysteresis voltage level. Data based on design simulation only. Not tested in production.
2. The leakage could be higher than the maximum value, if negative current is injected on adjacent pins.
3. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (10% order).

All I/Os are CMOS (no software configuration required). Their characteristics cover more than the strict CMOS-technology.

- For V_{IH} :
 - If V_{DD} is between [2.50V~ 3.08V]; use CMOS features.
 - If V_{DD} is between [3.08V~ 3.60V]; include CMOS.
- For V_{IL} :
 - Use CMOS features.

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to $\pm 20\text{mA}$.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in 5.2:

- The sum of the currents obtained from V_{DD} for all I/O ports, plus the maximum operating current that the MCU obtains on V_{DD} , cannot exceed the absolute maximum rating I_{VDD} .
- The sum of the currents drawn by all I/O ports and flowing out of V_{SS} , plus the maximum operating current of the MCU flowing out on V_{SS} , cannot exceed the absolute maximum rating I_{VSS} .

Output voltage levels

Unless otherwise stated, the parameters listed in the table below are measured using the ambient temperature and V_{DD} supply voltage in accordance with the condition Table 7. All I/O ports are CMOS compatible.

Table 31. Output voltage characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{OL}^{(1)}$	Output low level voltage for an I/O pin, when 8 pins absorb current	CMOS Port, $I_{IO} = +8\text{mA}$ $2.7\text{V} < V_{DD} < 3.6\text{V}$		0.4	

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{OH}^{(2)}$	Output high level voltage for an I/O pin, when 8 pins output current	CMOS Port, $I_{IO} = +8mA$ $2.7V < V_{DD} < 3.6V$	$0.8V_{DD}$		V
$V_{OL}^{(1)(3)}$	Output low level voltage for an I/O pin, when 8 pins absorb current	$I_{IO} = +20mA$ $2.7V < V_{DD} < 3.6V$		0.4	
$V_{OH}^{(2)(3)}$	Output high level voltage for an I/O pin, when 8 pins output current		$0.8V_{DD}$		
$V_{OL}^{(2)(3)}$	Output low level voltage for an I/O pin, when 8 pins absorb current	$I_{IO} = +6mA$ $2V < V_{DD} < 2.7V$		TBD	
$V_{OH}^{(2)(3)}$	Output high level voltage for an I/O pin, when 8 pins output current	$I_{IO} = +6mA$ $2V < V_{DD} < 2.7V$	TBD		

1. The current absorbed by the chip I_{IO} must always follow the absolute maximum ratings given in the table, and the sum of I_{IO} (all I/O feet and control pins) must not exceed I_{VSS} .
2. The current output I_{IO} of the chip must always follow the absolute maximum rating given in the table, and the sum of I_{IO} (all I/O pins and control pins) must not exceed I_{VDD} .
3. Data based on characterization results. Not tested in production.

Input/output AC characteristics

The definitions and values of the input and output AC characteristics are given in figure 18 and Table 32, respectively.


Unless otherwise stated, the parameters listed in Table 32 are measured using the ambient temperature and supply voltage in accordance with the condition Table 7.

Table 32. I/O AC characteristics⁽¹⁾

OSPEEDRy [1:0] value (1)	Symbol	Parameter	Conditions	Min	Max	Unit
01 (10MHz)	$f_{max(IO)out}$	Maximum frequency ⁽²⁾	$C_L = 50pF$, $V_{DD} = 2V \sim 3.6V$		10	MHz
	$t_{f(IO)out}$	Output fall time	$C_L = 50pF$, $V_{DD} = 2V \sim 3.6V$		$25^{(3)}$	nS
	$t_{r(IO)out}$	Output rise time			$25^{(3)}$	
10 (20MHz)	$f_{max(IO)out}$	Maximum frequency ⁽²⁾	$C_L = 50pF$, $V_{DD} = 2V \sim 3.6V$		20	MHz
	$t_{f(IO)out}$	Output fall time	$C_L = 50pF$, $V_{DD} = 2V \sim 3.6V$		$125^{(3)}$	nS

OSPEEDRy [1:0] value (1)	Symbol	Parameter	Conditions	Min	Max	Unit
	$t_{r(IO)out}$	Output rise time			125 ⁽³⁾	
11 (50MHz)	$f_{max(IO)out}$	Maximum frequency ⁽²⁾	$C_L = 30pF$, $V_{DD} = 2.7V \sim 3.6V$		50	MHz
			$C_L = 50pF$, $V_{DD} = 2.7V \sim 3.6V$		30	
			$C_L = 50pF$, $V_{DD} = 2V \sim 2.7V$		20	
	$t_{f(IO)out}$	Output fall time	$C_L = 30pF$, $V_{DD} = 2.7V \sim 3.6V$		5	nS
			$C_L = 50pF$, $V_{DD} = 2.7V \sim 3.6V$		8	
			$C_L = 50pF$, $V_{DD} = 2V \sim 2.7V$		12	
	$t_{r(IO)out}$	Output rise time	$C_L = 30pF$, $V_{DD} = 2.7V \sim 3.6V$		5	
			$C_L = 50pF$, $V_{DD} = 2.7V \sim 3.6V$		8	
			$C_L = 50pF$, $V_{DD} = 2V \sim 2.7V$		12	
	t_{EXTIpw}	Pulse width of external signals detected by the EXTI controller		10		nS

1. The speed of the I/O port can be configured via MODEx[1:0]. See the description of the GPIO Port Configuration Register in this chip reference manual.
2. The maximum frequency is defined in figure 18.



Maximum frequency is achieved if $((t_r + t_f) \leq 2/3)T$, and if the duty cycle is (45 ~ 55%) when loaded by C_L (see the i/O AC characteristics definition)

868304

Figure 18. I/O AC characteristics

5.3.13 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pullup resistor, R_{PU} .

Unless otherwise stated, the parameters listed in the table below are measured using the ambient temperature and V_{DD} supply voltage in accordance with the condition Table 7.

Table 33. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IL(NRST)}^{(1)}$	NRST input low level voltage		-0.5		0.8	V
$V_{IH(NRST)}^{(1)}$	NRST input high level voltage		2		V_{DD}	
$V_{hys(NRST)}$	NRST Schmitt trigger voltage hysteresis			$0.2V_{DD}$		V
R_{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{IN} = V_{SS}$		15		k Ω
$V_{F(NRST)}^{(1)}$	NRST input filtered pulse				100	ns
$V_{NF(NRST)}^{(1)}$	NRST input not filtered pulse		300			

1. Data based on design simulation only. Not tested in production.
2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (10% order).




Figure 19. Recommended NRST pin protection

1. The reset network is to prevent parasitic reset
2. The user must ensure that the potential of the NRST pin is below the maximum $V_{IL(NRST)}$ listed in Table 33, otherwise the MCU cannot be reset.

5.3.14 Timer characteristics

The parameters given in the following tables are guaranteed by design.

For details on the characteristics of the I/O multiplexing function pins (output compare, input capture, external clock, PWM output), see subsubsec 5.3.12.

Table 34. TIMx⁽¹⁾ characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
$t_{res(TIM)}$	Timer resolution time		1		$t_{TIMxCLK}$
		$f_{TIMxCLK} = 96MHz$	10.4		nS
f_{EXT}	Timer external clock frequency on CH1 to CH4		0	$f_{TIMxCLK}/2$	MHz
		$f_{TIMxCLK} = 96MHz$	0	48	
Res_{TIM}	Timer resolution			16	Bit
$t_{COUNTER}$	16-bit timer maximum period		1	65536	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 96MHz$	0.0104	682	µS
t_{MAX_COUNT}	The maximum possible count			65536×65536	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 96MHz$		44.7	S

1. TIMx is a generic name, representing TIM4.

5.3.15 Communication interfaces

I2C interface characteristics

Unless otherwise specified, the parameters given in Table 35 are derived from tests performed under the ambient temperature, f_{PCLK1} frequency and supply voltage conditions summarized in Table 10: General operating conditions.


The I2C interface conforms to the standard I2C communication protocol, but has the following limitations: SDA and SCL are not true pins. When configured as open-drain output, the PMOS transistor between the pin and V_{DD} was closed but still exists.

The I2C I/Os characteristics are listed in Table 35, the alternate function characteristics of I/Os (SDA and SCL) refer to subsubsec 5.3.12.

Table 35. I2C characteristics

Symbol	Parameter	Standard I2C ⁽¹⁾		Fast I2C ⁽¹⁾⁽²⁾		Unit
		Min	Max	Min	Max	
$t_{w(SCL)}$	SCL clock fall time	4.7		1.3		μ s
$t_{w(SCLH)}$	SCL clock rise time	4.0		0.6		μ s
$t_{su(SDA)}$	SDA setup time	250		100		ns
$t_{h(SDA)}$	SDA data hold time	0 ⁽³⁾		0 ⁽⁴⁾	900 ⁽³⁾	
$t_{r(SDA)} \ t_{r(SDL)}$	SDA and SCL rise time		1000	$2.0+0.1C_b$	300	
$t_{f(SDA)} \ t_{f(SDL)}$	SDA and SCL fall time		300		300	
$t_{h(STA)}$	Start condition hold time	4.0		0.6		μ s
$t_{su(STA)}$	Start condition setup time	4.7		0.6		
$t_{su(STO)}$	Stop condition setup time	4.0		0.6		
$t_{w(STO:STA)}$	Time from Stop condition to Start condition	4.7		1.3		
C_b	Capacitive load of each bus		400		400	pF

1. Guaranteed by design, not tested in production.
2. f_{PCLK1} must be at least 3MHz to achieve standard mode I2C frequencies. It must be at least 12MHz to achieve fast mode I2C frequencies.
3. The maximum Data hold time has only to be met if the interface does not stretch the low period of SCL signal.
4. In order to span the undefined area of the falling edge of SCL, it must ensure that the SDA signal has a hold time of at least 300ns.

Figure 20. I2C bus AC waveform and measurement circuit⁽¹⁾

1. Measurement point is set to the CMOS level: $0.3V_{DD}$ and $0.7V_{DD}$.

SPI characteristics

Unless otherwise specified, the parameters given in Table 36 are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in Table 10.

Refer to subsubsec 5.3.12 for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 36. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
$f_{SCK} 1/t_{c(SCK)}$	SPI clock frequency	Master mode	0	36	MHz
		Slave mode	0	18	
$t_{r(SCK)}$ $t_{f(SCK)}$	SPI clock rise and fall time	Load capacitance: $C = 30pF$		8	ns
$t_{su(NSS)}^{(2)}$	NSS setup time	Slave mode	$4t_{PCLK}$		
$t_{h(NSS)}^{(2)}$	NSS hold time	Slave mode	73		
$t_{w(SCKH)}^{(2)}$ $t_{w(SCKL)}^{(2)}$	SCK high and low time	Master mode, $f_{PCLK} = 36MHz$, prescale coefficient = 4	50	60	

Symbol	Parameter	Conditions	Min	Max	Unit
$t_{su(MI)}^{(2)}$	Data input setup time, Master mode	SPI1	1		
$t_{su(SI)}^{(2)}$	Data input setup time, Slave mode		1		

Symbol	Parameter	Conditions	Min	Max	Unit
$t_{h(MI)}^{(2)}$	Data input hold time, Master mode	SPI1	1		ns
$t_{h(SI)}^{(2)}$	Data input hold time, Slave mode		3		
$t_{a(SO)}^{(2)(3)}$	Data output access time	Slave mode, $f_{PCLK} = 36MHz$, prescale coefficient = 4	0	55	
		Slave mode, $f_{PCLK} = 24MHz$		$4t_{PCLK}$	
$t_{dis(SO)}^{(2)(4)}$	Data output disable time	Slave mode	10		
$t_{v(SO)}^{(2)(1)}$	Data output valid time	Slave mode (after enable edge)		25	
$t_{v(MO)}^{(2)(1)}$	Data output valid time	Master mode (after enable edge)		3	
$t_{h(SO)}^{(2)}$	Data output hold time	Slave mode (after enable edge)	25		
$t_{h(MO)}^{(2)}$		Master mode (after enable edge)	4		

1. Remapping SPI1 characteristics needs to be further determined.
2. Data based on characterization results. Not tested in production.
3. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
4. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.






Figure 21. SPI timing diagram-slave mode and CPHA = 0

Figure 22. SPI timing diagram-slave mode and CPHA = 1⁽¹⁾

1. Measurement points are done at CMOS levels: 0.3V_{DD} and 0.7V_{DD}.

Figure 23. SPI timing diagram-master mode⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

USB characteristics

Table 37. USB startup time

Symbol	Parameter	Max	Unit
$t_{START}^{(1)}$	USB transceiver startup time	1	μs

1. Guaranteed by design. Not tested in production.

Table 38. USB DC electrical characteristics

Symbol	Parameter	Conditions	Min ⁽¹⁾	Max ⁽¹⁾	Unit
Input levels					
V_{DD}	USB operating voltage ⁽²⁾		3.0 ⁽³⁾	3.6	V
$V_{DI}^{(4)}$	Differential input sensitivity	$I(USBDP, USBDM)$	0.2		

Symbol	Parameter	Conditions	Min ⁽¹⁾	Max ⁽¹⁾	Unit
V _{CM} ⁽⁴⁾	Differential common mode range	Includes V _{DI} range	0.8	2.5	
V _{SE} ⁽⁴⁾	Single ended receiver threshold		1.3	2	
Output levels					
V _{OL}	Static output level low	R _L of 1.5kΩ to 3.6V ⁽⁵⁾		0.3	V
V _{OH}	Static output level high	R _L of 15kΩ to V _{SS} ⁽⁵⁾	2.8	3.6	

1. All the voltages are measured from the local ground potential.
2. To be compliant with the USB 2.0 full-speed electrical specification, USBDP (D +) pin has a built-in 1.5k Ω resistor connected to the V_{DD} , no need to external connect.
3. The USB functionality is ensured down to 2.7V but not the full USB electrical characteristics which are degraded in the 2.7V ~ 3.6V V_{DD} voltage range.
4. Guaranteed by design. Not tested in production.
5. R_L is the load connected on the USB drivers




Figure 24. USB timing diagram: definition of data signal rise and fall time

Table 39. USB Full-speed electrical characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
t_r	Rise time ⁽²⁾	$C_L \leq 50\text{pF}$	7.041	23.13	ns
t_f	Fall time ⁽²⁾	$C_L \leq 50\text{pF}$	6.866	26.76	ns
t_{rfm}	Rise/fall time matching	t_r/t_f	96.52	125.1	%
V_{CRS}	Output signal crossover voltage		1.391	2.967	V

1. Guaranteed by design. Not tested in production.
2. Measured from 10% to 90% of the data signal. For more detailed information, please refer to USB Specification - Section 7 (version 2.0).

5.3.16 CAN (controller area network) interface

Refer to subsubsec 5.3.12 for more details on the input/output alternate function characteristics (CAN_TX and CAN_RX).

5.3.17 12-bit ADC characteristics

Unless otherwise specified, The parameters in the table below are measured using the ambient temperature, f_{PCLK2} frequency and V_{DDA} supply voltage in accordance with the conditions of Table 10.

Note: It is recommended to perform a calibration after each power-up

Table 40. ADC characteristics

Symbol	Parameter	Conditions	Min	Type	Max	Unit
V_{DDA}	Supply voltage		2.5	5	5.5	V
V_{REF+}	Positive reference voltage			V_{DDA}		V
$f_{ADC}^{(1)(3)}$	ADC clock frequency				15	MHz
$f_S^{(1)(3)}$	Sampling rate				1	MHz
$f_{TRIG}^{(1)}$	External trigger frequency	$f_{ADC} = 15\text{MHz}$			833	KHz
					18	$1/f_{ADC}$
$V_{AIN}^{(2)}$	Conversion voltage range		0 (V_{SSA} or V_{REF-} connected to ground)		V_{REF+}	V
$R_{AIN}^{(1)}$	External sample and hold capacitor		See Formulas 1 and Table 41			$k\Omega$
$R_{ADC}^{(1)}$	Sampling switch resistance				0.75	$k\Omega$
$C_{ADC}^{(1)}$	Internal sample and hold capacitor			10		pF
$t_S^{(1)}$	Sampling time	$f_{ADC} = 15\text{MHz}$	0.1		16	μs
			1.5		239.5	$1/f_{ADC}$
$t_{STAB}^{(1)}$	Stabilization time			1		μs
$t_{conv}^{(1)}$	Total conversion time (including Sampling time)	$f_{ADC} = 15\text{MHz}$	1		17.44	μs
			15 ~ 253 (sampling t_{S+}) stepwise approximation 13.5			$1/f_{ADC}$

1. Guaranteed by design. Not tested in production.
2. In this series of products, V_{REF+} is internally connected to V_{DDA} , V_{REF-} is internally connected to V_{SSA} .
3. f_{ADC} Maximum support 15MHz, f_S Maximum support 1MHz ($f_{PCLK2} = 60\text{MHz}$, ADC Prescaler = 4, $f_{ADC} = 15\text{MHz}$, $T_S = 1.5$)

Formula 1: Maximum R_{AIN} Formula

$$R_{AIN} < \frac{T_S}{f_{ADC} \times C_{ADC} \times (N + 3) \times \ln(2)} - R_{ADC}$$

The above formula (Equation 1) is used to determine the maximum external impedance so that the error can be less than 1/4 LSB. Where $N = 12$ (representing 12-bit resolution) . $\ln(2) = 0.69314718$.

Table 41. Maximum R_{AIN} at $f_{ADC} = 15\text{MHz}^{(1)}$

T_S (cycles)	t_S (μs)	R_{AIN} max ($k\Omega$)
1.5	0.1	0.2
7.5	0.5	4.1
13.5	0.9	7.9
28.5	1.9	17.5
41.5	2.8	25.9
55.5	3.7	34.8
71.5	4.8	NA
239.5	16.0	NA

1. Guaranteed by design. Not tested in production.

Table 42. ADC Accuracy - Limit Test Conditions⁽¹⁾⁽²⁾

Symbol	Parameter	Test Conditions	Type	Max	Unit
ET	Comprehensive error	$f_{PCLK2} = 60\text{MHz}, f_{ADC} = 15\text{MHz}, R_{AIN} < 10K\Omega, V_{DDA} = 5V, T_A = 25^\circ\text{C}$	8	10	LSB
EO	Offset error		3	3	
EG	Gain error		1	1	
ED	Differential linearity error		6.5	7	
EL	Integral linearity error		8	8	

1. ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.

Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in subsubsec 5.3.13 does not affect the ADC accuracy.

2. Guaranteed based on test during characterization. Not tested in production.

ET = Total unadjusted error: The maximum deviation between the actual and ideal transmission curves.

EO = Offset error: The deviation between the first actual conversion and the first ideal conversion.

EG = Gain error: The deviation between the last ideal transition and the last actual transition.

ED = Differential linearity error: The maximum deviation between the actual step and the ideal value.

EL = Integral linearity error: The maximum deviation between any actual conversion and the associated line of the endpoint.




Figure 25. Typical connection diagram using the ADC

1. See Table 42 for the values of R_{AIN} , R_{ADC} and C_{ADC} .
2. $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7pF) . A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

PCB design recommendations

The power supply must be connected as shown below. The 10nF capacitor in the figure must be a ceramic capacitor (good quality) , and they should be as close as possible to the MCU chip.




Figure 26. Power supply and reference power supply decoupling circuit

5.3.18 Temperature sensor characteristics

Table 43. Temperature sensor characteristics⁽³⁾ (4)

Symbol	Parameter	Min	Type	Max	Unit
$T_L^{(1)}$	V_{SENSE} linearity with respect to temperature		± 5		$^{\circ}\text{C}$
Avg_Slope ⁽¹⁾	Average slope	4.571	4.801	5.984	mV/ $^{\circ}\text{C}$
$V_{25}^{(1)}$	Voltage at 25 $^{\circ}\text{C}$	1.433	1.451	1.467	V
$t_{start}^{(2)}$	Setup time			10	μs
$T_{S_temp}^{(2)}$	ADC sampling time when reading temperature	10			μs

1. Guaranteed based on test during characterization. Not tested in production.
2. Guaranteed by design. Not tested in production.
3. The shortest Sampling time can be determined by the application through multiple iterations.
4. $V_{DD} = 3.3\text{V}$.

5.3.19 Comparator characteristics

Table 44. Comparator characteristics

Symbol	Parameter	Register configuration	Min	Type	Max	Unit
HYST	Hysteresis	00		0		mV
HYST	Hysteresis	01		15		mV
HYST	Hysteresis	10		30		mV

Symbol	Parameter	Register configuration	Min	Type	Max	Unit
HYST	Hysteresis	11		90		mV
OFFSET	Offset voltage	00	0.091	0.213	0.358	mV
OFFSET	Offset voltage	01	3.23	7.51	12.08	mV
OFFSET	Offset voltage	10	9.79	15	20.8	mV
OFFSET	Offset voltage	11	34.25	47.4	62.22	mV
DELAY ⁽¹⁾	Propagation delay	00		80		nS
DELAY ⁽¹⁾	Propagation delay	01		51		nS
DELAY ⁽¹⁾	Propagation delay	10		26		nS
DELAY ⁽¹⁾	Propagation delay	11		9		nS
I _q ⁽²⁾	Operating current mean	00		4.5		uA
I _q ⁽²⁾	Operating current mean	01		4.4		uA
I _q ⁽²⁾	Operating current mean	10		4.4		uA
I _q ⁽²⁾	Operating current mean	11		4.4		uA

1. The output flips 50% of the time and the time difference between the input and the flip.
2. Total current consumption, operating current.

6

Package information

Package information

6.1 LQFP100 Package information




Figure 27. LQFP100 - 100-pin low-profile quad flat package outline

1. Drawing is not to scale.
2. Dimensions are expressed in millimeters.

Table 45. LQFP100 mechanical data

Symbol	Millimeters		
	Min	Typ	Max
A			1.60
A1	0.05		0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.17		0.27
b1	0.17	0.20	0.23
c	0.13		0.18
c1	0.12	0.127	0.134
D	15.80	16.00	16.20
D1	13.90	14.00	14.10
E	15.80	16.00	16.20
E1	13.90	14.00	14.10
e		0.50	
L	0.45	0.60	0.75
L1	1.00REF		
L2	0.25BSC		
R1	0.08		
R2	0.08		0.20
S	0.20		
N	Number of pins = 100		

6.2 LQFP64 Package information




Figure 28. LQFP64 - 64-pin low-profile quad flat package outline

1. Drawing is not to scale.
2. Dimensions are expressed in millimeters.

Table 46. LQFP64 mechanical data

Symbol	Millimeters		
	Min	Typ	Max
A			1.60
A1	0.05		0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18		0.27
b1	0.17	0.20	0.23
c	0.13		0.18
c1	0.12	0.127	0.134

Symbol	Millimeters		
	Min	Typ	Max
D	11.80	12.00	12.20
D1	9.90	10.00	10.10
E	11.80	12.00	12.20
E1	9.90	10.00	10.10
e		0.50	
L	0.45	0.60	0.75
L1	1.00REF		
L2	0.25BSC		
R1	0.08		
R2	0.08		0.20
S	0.20		
N	Number of pins = 64		

6.3 LQFP48 Package information




Figure 29. LQFP48 - 48-pin low-profile quad flat package outline

1. Drawing is not to scale.
2. Dimensions are expressed in millimeters.

Table 47. LQFP48 mechanical data

Symbol	Millimeters		
	Min	Typ	Max
A			1.60
A1	0.05		0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18		0.27
b1	0.17	0.20	0.23
c	0.13		0.18
c1	0.12	0.127	0.134

Symbol	Millimeters		
	Min	Typ	Max
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
E	8.80	9.00	9.20
E1	6.90	7.00	7.10
e		0.50	
L	0.45	0.60	0.75
L1	1.00REF		
L2	0.25BSC		
R1	0.08		
R2	0.08		0.20
S	0.20		
N	Number of pins = 48		

6.4 LQFP32 Package information




Figure 30. LQFP32 - 32-pin low-profile quad flat package outline


1. Drawing is not to scale.
2. Dimensions are expressed in millimeters.

Table 48. LQFP32 mechanical data

Symbol	Millimeters		
	Min	Typ	Max
A			1.60
A1	0.05		0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.32		0.43
b1	0.31	0.35	0.39
c	0.13		0.18
c1	0.12	0.127	0.134

Symbol	Millimeters		
	Min	Typ	Max
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
E	8.80	9.00	9.20
E1	6.90	7.00	7.10
e		0.80	
L	0.45	0.60	0.75
L1	1.00REF		
L2	0.25BSC		
R1	0.08		
R2	0.08		0.20
S	0.20		
N	Number of pins = 32		

6.5 QFN32 Package information



978941

Figure 31. QFN32 - 32-pin quad flat no-leads package outline

1. Drawing is not to scale.
2. Dimensions are expressed in millimeters.

Table 49. QFN32 mechanical data

Symbol	Millimeters		
	Min	Typ	Max
A	0.7	0.75	0.80
A1	0.00	0.02	0.05
A2	0.50	0.55	0.60
A3	0.20REF		
b	0.20	0.25	0.30
D	4.90	5.00	5.10
E	4.90	5.00	5.10
D2	3.40	3.50	3.60

Symbol	Millimeters		
	Min	Typ	Max
E2	3.40	3.50	3.60
e		0.5	
H	0.30REF		
K	0.35REF		
L	0.35	0.40	0.45
R	0.09		
c1		0.08	
c2		0.08	
N	Number of pins = 32		

7

Ordering information

Ordering information




Figure 32. Ordering information scheme

8

Revision history

Revision history

Table 50. Document revision history

Revision	Changes	Date
Rev1.13	Modify the SPI timing diagram.	2019/3/14
Rev1.12	Modify the package parameters.	2019/3/11
Rev1.11	Modify ADC electrical parameters.	2019/1/7
Rev1.10	Modify the PIN pin definition.	2018/11/21
Rev1.09	Modify the PIN pin definition.	2018/11/8
Rev1.08	Modify electrical parameters.	2018/10/11
Rev1.07	Modify electrical parameters.	2018/9/13
Rev1.06	Modify the PIN pin definition.	2018/8/16
Rev1.05	Modify electrical parameters.	2018/8/9
Rev1.00	Initial release.	2018/4/12