## **Datasheet**

## MM32F032xx

## 32-Bit Micro controller based on ARM® Cortex® M0

Ver: 1.00\_s

### Content

1	intro	auctioi		1
	1.1	Descri	otion	1
	1.2	Produc	t Features	1
2	Spe	cificatio	on	3
	2.1	Device	contrast	3
	2.2	Summa	ary	3
		2.2.1	ARM® Cortex®-M0 and SRAM	3
		2.2.2	Memory	4
		2.2.3	SRAM	4
		2.2.4	Clocks and startup	4
		2.2.5	Cyclic Redundancy Check (CRC)	4
		2.2.6	Nested vectored interrupt controller (NVIC)	4
		2.2.7	Extended interrupt/event controller (EXTI)	5
		2.2.8	Boot modes	5
		2.2.9	Power supply schemes	5
		2.2.10	Power supply supervisors	5
		2.2.11	Voltage regulator	5
		2.2.12	Low-power modes	6
		2.2.13	Direct memory access controller (DMA)	6
		2.2.14	real-time clock register (RTC)	6
		2.2.15	Backup register (BKP)	7
		2.2.16	Timers and watchdogs	7
		2.2.17	Universal asynchronous receiver/transmitter (UART)	9
		2.2.18	I2C interface	9
		2.2.19	Serial peripheral interface (SPI)	9
		2.2.20	General-purpose inputs/outputs (GPIO)	10
		2.2.21	Analog-to-digital converter (ADC)	10
		2.2.22	Temperature sensor	10
		2.2.23	Serial single line SWD debug port (SW-DP)	10
3	Pin (	definitio	on	13
4	Men	nory ma	nning	26
5		•	haracteristics	28
5	5.1		ondition	
	5.1	5.1.1	Minimum and maximum	
		5.1.1		
			Typical Ourse	
		5.1.3	Typical Curve	
		5.1.4	Load Capacitor	
		5.1.5	Pin input voltage	
		5.1.6	Power scheme	
		5.1.7	Current consumption measurement	
	5.2	Absolu	te maximum rating	30

8	Revi	sion hi	story	67
7	Orde	ering in	formation	66
	6.4	QFN32	Package information	64
	6.3		2 Package information	
	6.2	LQFP4	8 Package information	60
	6.1	LQFP6	4 Package information	58
6	Pack	kage inf	formation	58
		5.3.16	Temperature sensor characteristics	57
			12-bit ADC characteristics	
		5.3.14	Communication interfaces	49
		5.3.13	Timer characteristics	48
		5.3.12	NRST pin characteristics	47
			I/O port characteristics	
		5.3.10	Absolute Maximum (Electrical Sensitivity)	
		5.3.9	EMC characteristics	
		5.3.8	Memory characteristics	
		5.3.7	PLL characteristics	
		5.3.6	Internal clock source characteristics	
		5.3.4	External clock source characteristics	
		5.3.3 5.3.4	Embedded reset and power control block characteristics	
		5.3.2	Operating conditions at power-up/power-down	
		5.3.1	General operating conditions	
	5.3	•	ing conditions	
	53	Onarat	ing conditions	- 21

## **List of Figures**

1	Block diagram	11
2	Clock tree	12
3	LQFP64 packet pinout	13
4	LQFP48 packet pinout	14
5	LQFP32 packet pinout	15
6	QFN32packet pinout	16
7	Load condition of the pin	28
8	Pin input voltage	29
9	Power scheme	29
10	Current consumption measurement scheme	30
11	High-speed external clock source AC timing diagram	37
12	Low-speed external clock source AC timing diagram	38
13	Typical application with an 8 MHz crystal	39
14	Typical application with a 32.768 kHz crystal	40
15	I/O AC characteristics	47
16	Recommended NRST pin protection	48
17	I2C bus AC waveform and measurement $circuit^{(1)}$	50
18	SPI timing diagram-slave mode and CPHA = 0	52
19	SPI timing diagram-slave mode and CPHA = $1^{(1)}$	53
20	SPI timing diagram-master $mode^{(1)}$	54
21	Typical connection diagram using the ADC	56
22	Power supply and reference power supply decoupling circuit	57
23	LQFP64 - 64-pin low-profile quad flat package outline	58
24	LQFP48 - 48-pin low-profile quad flat package outline	60
25	LQFP32 - 32-pin low-profile quad flat package outline	62
26	QFN32 - 32-pin quad flat no-leads package outline	64
27	Ordering information scheme	66

### **List of Tables**

1	MM32F032xx device features and peripheral counts	3
2	Timer feature comparison	7
3	Pin definitions	16
4	Alternate functions for port A	24
5	Alternate functions for port B	24
6	Alternate functions for port C	25
7	Alternate functions for port D	25
8	Memory mapping	26
9	Voltage characteristics	30
10	Current characteristics	30
11	Temperature characteristics	31
12	General operating conditions	31
13	Operating conditions at power-up/power-down	32
14	Embedded reset and power control block characteristics	33
15	Typical and maximum current consumption in stop and standby $modes^{(2)}$	34
16	Maximum current consumption in Run mode, code executing from flash memory	35
17	Maximum current consumption in sleep mode, code executing from flash	35
18	On-chip peripheral current consumption $^{(1)}$	36
19	High-speed external user clock characteristics	36
20	Low-speed external user clock characteristics	37
21	HSE oscillator characteristics $^{(1)(2)}$	38
22	LSI oscillator characteristics (f <sub>LSE</sub> =32.768KHz) (1)	40
23	HSI oscillator characteristics $^{(1)(2)}$	40
24	LSI oscillator characteristics <sup>(1)</sup>	41
25	Low-power mode wakeup timings	41
26	PLL characteristics <sup>(1)</sup>	42
27	Flash memory characteristics	42
28	Flash memory endurance and data retention $^{(1)(2)}$	42
29	EMS characteristics	43
30	ESD characteristics	44
31	I/O static characteristics	45
32	Output voltage characteristics	46
33	I/O AC characteristics $^{(1)(3)}$	46
34	NRST pin characteristics	47
35	TIMx <sup>(1)</sup> characteristics	48
36	I2C characteristics	49
37	SPI characteristics <sup>(1)</sup>	50
38	ADC characteristics	54
39	Maximum $R_{AIN}$ at $f_{ADC}$ = 15MHz <sup>(1)</sup>	55
40	ADC Accuracy - Limit Test Conditions $^{(1)(2)}$	55
41	Temperature sensor characteristics $^{(3)(4)}$	57
42	LQFP64 mechanical data	59

43	LQFP48 mechanical data	60
44	LQFP32 mechanical data	62
45	QFN32 mechanical data	64
46	Document revision history	67

## Introduction

Introduction

#### 1.1 Description

The highest operating frequency is up to 72MHz, with built-in high-speed memory, a rich set of enhanced I/O ports and peripherals connected to the external bus. This product contains 1 x 12-bit ADC, 1 x general purpose 16-bit timer, 1 x general purpose 32-bit timer, 3 x Basic timers, 1 x Advanced 16-bit timer, and standard communication interfaces device:  $1 \times I2C$ ,  $2 \times SPIs$ , and  $2 \times UARTs$ .

The device works between 2.0V to 5.5V range. The regular temperature for the device is -40°C to +85°C. A comprehensive set of power-saving mode allows the design of low-power applications.

The devices are available in 4 different packages: LQFP64, LQFP48, LQFP32 and QFN32. Depending on the device chosen, different sets of peripherals are included.

The abundant peripheral configurations enable the device to fit wide range of applications in difference industries, Few examples are as follows:

- · Motor drive and application control
- · Healthcare and fitness equipment
- · PC peripherals, gaming, GPS equipment
- Industrial Applications: Programmable Controllers (PLCs), Inverters, Printers and Scanners
- · Alarm system, wired and wireless sensors, video intercom

#### 1.2 Product Features

- · Core and system
  - ARM® Cortex®-M0 CPU
  - Maximum operating frequency is up to 72MHz
- · Memories
  - 64K Bytes of Flash memory
  - 16K Bytes of SRAM
  - Boot loader support Chip Flash and ISP (In-System Programming)
- · Clock, reset and power management
  - 2.0V to 5.5V application supply
  - Power-on/Power-down reset (POR/PDR), Programmable voltage detector (PVD)

- POR reset voltage is low to 1.7V
- PVD voltage threshold can be as low as 1.8V
- External 1 ~ 24MHz high speed crystal oscillator
- External 32.768K low speed oscillator
- · Low-power
  - Sleep, Stop and Standby modes
- 1 x 12-bit ADC, 1μS A/D converters (up to 10 channels)
  - Conversion range: 0 to V<sub>DDA</sub>
  - Support sampling time and resolution configuration
  - On-chip temperature sensor
  - On-chip voltage sensor
- 5 x DMA controller
  - Supported peripherals: Timer, UART, I2C, SPI and ADC
- Up to 56 fast I/Os:
  - All mappable on 16 external interrupt vectors
- · Debug mode
  - Serial wire debug (SWD)
- Up to 9 timers
  - 1 x 16-bit 4-channel advanced-control timer for 4 channels PWM output, with deadtime generation and emergency stop
  - 1 x 16-bit timer and 1 32-bit timer, with up to 4 IC/OC, usable for IR control decoding
  - 2 x 16-bit timer, with 1 IC/OC, 1 OCN, deadtime generation and emergency stop and modulator gate for IR control
  - 1 x 16-bit timer, with 1 IC/OC
  - 2 x watchdog timers (independent and window type)
  - SysTick timer: 24-bit downcounter
- · Up to 5 Communication interfaces
  - 2 x UARTs
  - 1 x I2C
  - 2 x SPIs
- 96-bit unique ID (UID)
- Packages LQFP64, LQFP48, LQFP32 and QFN32

For more information about the complete product, refer to Section 2.2 of the data sheet. The relevant information about the Cortex®-M0, please refer to Cortex®-M0 technical reference manual.

# **Specification**

Specification

#### 2.1 Device contrast

Table 1. MM32F032xx device features and peripheral counts

	Device	MM32F032R6/8T6	MM32F032C6/8T6	MM32F032K6/8T6	MM32F032K6/8U6		
Peripheral		WIWI32FU32R0/616	WIWI32FU32C6/616	WIWI32FU32R0/616	WIWI32FU32R6/6U6		
Flash memo	ry - KBytes	32/64	32/64	32/64	32/64		
SRAM -	KBytes	8/16	8/16	8/16	8/16		
	General	1	1	1	1		
	(16 bit)	<b>I</b>	1	1	1		
	General	4	4	4	4		
Timers	(32 bit)	1	1	1	1		
	Base	3	3	3	3		
	Advanced	1	1	1	1		
	UART	2	2	2	2		
Communications	I2C	1	1	1	1		
	SPI	2	2	1	1		
GPIO	Ports	55	38	24	26		
A/D Converters	Number	1	1	1	1		
12-bit	Channels	10	10	10	10		
RT	С		1	/			
Max CPU f	requency		72 N	ЛHz			
Supply \	/oltage	2.0V ~ 5.5V					
Packa	ages	LQFP64	LQFP48	LQFP32	QFN32		

#### 2.2 Summary

#### 2.2.1 ARM® Cortex®-M0 and SRAM

The ARM® Cortex®-M0 is a generation of ARM processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM® Cortex®-M0 processors feature exceptional code-efficiency, delivering the high

performance expected from an ARM core, with memory sizes usually associated with 8and 16-bit devices.

The devices have embedded ARM core and are compatible with all ARM tools and software.

#### 2.2.2 Memory

64K Bytes of embedded Flash memory.

#### 2.2.3 **SRAM**

16K Bytes of embedded SRAM.

#### 2.2.4 Clocks and startup

Several prescalers allow the application to configure the frequency of the AHB and the APB domains. The maximum frequency of the AHB and the APB domains is 72MHz.Refer to figure 2 for the clock drive block diagram.

#### 2.2.5 Cyclic Redundancy Check (CRC)

The CRC (Cyclic Redundancy Check) calculation unit uses a fixed polynomial generator to generate a CRC code from a 32-bit data word.

In many applications, CRC-based techniques are used to verify the consistency of data transmission or storage. Within the scope of the EN/IEC 60335-1 standard, it provides a means of detecting flash memory errors that can be used to compute the signature of the software in real time and to compare the generated signatures when linking and generating the software.

#### 2.2.6 Nested vectored interrupt controller (NVIC)

The device embeds a nested vectored interrupt controller and is able to handle up to 68 maskable interrupt channels (not including the 16 interrupt lines of Cortex<sup>™</sup>-M0) with 16 priority levels.

- Closely coupled NVIC gives low latency interrupt processing
- · Interrupt entry vector table address passed directly to the core
- · Closely coupled NVIC core interface
- · Allows early processing of interrupts
- · Processing of late arriving higher priority interrupts
- · Support for tail-chaining
- Processor state automatically saved
- · Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

#### 2.2.7 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of many edge detector lines are used to generate interrupt/event requests for waking up the system. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the internal APB2 clock period. All GPIOs can be connected to the 16 external interrupt lines.

#### 2.2.8 Boot modes

At startup, the boot pin and boot selector option bit are used to select one of the three boot options:

- · Boot from User Flash memory
- · Boot from System Memory
- · Boot from embedded SRAM

The boot loader is located in System Memory. It is used to reprogram the Flash memory by using UART1.

#### 2.2.9 Power supply schemes

- $V_{DD}$  = 2.0V ~ 5.5V: external power supply for I/Os and the internal regulator. Provided externally through  $V_{DD}$  pins.
- V<sub>SSA</sub>, V<sub>DDA</sub> = 2.5V ~ 5.5V: external analog power supply for ADC, reset blocks, oscillators and PLL. V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub>.

#### 2.2.10 Power supply supervisors

The device has integrated power-on reset (POR) and power-down reset (PDR) circuits. They are always active, and ensure proper operation above a threshold of 1.8V. The device remains in reset mode when the monitored supply voltage is below a specified threshold  $V_{POR/PDR}$ , without the need for an external reset circuit.

The device features an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}/V_{DDA}$  power supply and compares it to the  $V_{PVD}$  threshold. An interrupt can be generated when VDD drops below the  $V_{PVD}$  threshold and/or when VDD is higher than the  $V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

#### 2.2.11 Voltage regulator

The voltage regulator converts the external voltage to the internal digital logic and it is always enabled after reset.

#### 2.2.12 Low-power modes

The device support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources.

#### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

#### Stop mode

Stop mode achieves very low power consumption while retaining the content of SRAM and registers. the HSI and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low power mode.

#### Standby mode

Standby mode achieves the lowest power consumption of the system. This mode turns off the voltage regulator in CPU deep sleep mode. The entire 1.5V power supply area is powered down. HSI and HSE oscillators are also powered down. SRAM and register contents are missing. Only the backup registers and standby circuits remain powered.

#### 2.2.13 Direct memory access controller (DMA)

The 5-channel general-purpose DMAs manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA supports circular buffer management, removing the need for user code intervention when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

DMA can be used with the main peripherals: UART、I2C、SPI、ADC、general-purpose and advanced-control timers TIMx.

#### 2.2.14 real-time clock register (RTC)

The real time clock is an independent timer. The RTC module has a set of counters that count continuously and provides the clock calendar function in the appropriate software configuration. Modify the value of the counter to reset the current time and date of the system. The RTC module and the clock configuration system (RCC\_BDCR register) are in the backup area, ie the RTC settings and time remain unchanged after a system reset or wake-up in standby mode.

#### 2.2.15 Backup register (BKP)

The backup registers are ten 16-bit registers used to store 20 bytes of user application data when  $V_{DD}$  power is not present. They are still powered by  $V_{BAT}$ . They are also not reset when the system is woken up in standby mode, or when the system is reset or power is reset.

#### 2.2.16 Timers and watchdogs

Medium capacity device include 1 advanced control 2 general-purpose timers 3 base-timer 2 watchdog timers and 1 SysTick timer.

The following table compares the features of the different timers:

Table 2. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/- compare channels	Complem -entary outputs
Advanced control	TIM1	16-bit	Up, down, up/down	integer from 1 to 65536	Yes	4	Yes
General	TIM2	32-bit	Up, down, up/down	integer from 1 to $2^{32} - 1$	Yes	4	No
purpose	TIM3	16-bit	Up, down, up/down	integer from 1 to 65536	Yes	4	No
Basic	TIM14	16-bit	Up	integer from 1 to 65536	Yes	1	No
	TIM16 / TIM17	16-bit	Up	integer from 1 to 65536	Yes	1	Yes

#### Advanced-control timer (TIM1)

The advanced-control timer can be seen as a three-phase PWM multiplexed on six channels. It has complementary PWM outputs with programmable inserted dead times. It can also be seen as a complete general-purpose timer. The four independent channels can be used for:

- · Input capture
- · Output compare
- PWM generation (edge or center-aligned modes)

#### One-pulse mode output

If configured as a standard 16-bit timer, it has the same features as the TIMx timer. If configured as the 16-bit PWM generator, it has full modulation capability (0  $\sim$  100%).

In debug mode, the counter can be frozen and the PWM output is disabled to cut off the switches controlled by these outputs.

Many features are shared with those of the standard timers which have the same architecture. The advanced control timer can therefore work together with the other timers via the Timer Link feature for synchronization or event chaining.

#### **General-purpose timers (TIMx)**

There are 2 synchronizable general-purpose timers (TIM2, TIM3).

#### **General-purpose timers 32-bit**

The timer is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. The feature is 4 independent channels each for input capture/output compare, PWM or one-pulse mode output.

#### **General-purpose timers 16-bit**

#### TIM3

The timer is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. The feature is 4 independent channels each for input capture/output compare, PWM or one-pulse mode output.

The timer can work together or with the TIM1 advanced-control timer via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs. They all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

#### **Basic timer**

#### **TIM14**

This timer is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM14 features one single channel for input capture/output compare, PWM or one-pulse mode output. Their counter can be frozen in debug mode.

#### TIM16/TIM17

Every timer is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. They each have a single channel for input capture/output compare, PWM or one-pulse mode output. TIM16 and TIM17 have a complementary output with dead-time generation and indepen-

dent DMA request generation. Their counters can be frozen in debug mode.

#### Independent watchdog (IWDG)

The independent watchdog is based on an 8-bit prescaler and 12-bit downcounter with user-defined refresh window. It is clocked from an independent 40 KHz internal oscillator and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

#### System window watchdog (WWDG)

The system window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the APB clock (PCLK). It has an early warning interrupt capability and the counter can be frozen in debug mode.

#### SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- · A 24-bit down counter
- · Autoreload capability
- · Maskable system interrupt generation when the counter reaches 0
- · Programmable clock source

#### 2.2.17 Universal asynchronous receiver/transmitter (UART)

UART provides hardware management of the CTS, RTS.

All UART interface can be served by the DMA controller.

#### 2.2.18 I2C interface

The I2C interface can operate in multimaster or slave modes. It can support Standard mode, and Fast Mode.

It supports 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (two addresses, one with configurable mask).

#### 2.2.19 Serial peripheral interface (SPI)

The SPI interface, in slave or master mode, can be configured to 1  $\sim$  32 bits per frame.

All SPI interface can be served by the DMA controller.

#### 2.2.20 General-purpose inputs/outputs (GPIO)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. The I/O configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

#### 2.2.21 Analog-to-digital converter (ADC)

The one 12-bit analog-to-digital converters is embedded into microcontrollers and the ADC shares up to 10 external channels, performing conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs. The ADC can be served by the DMA controller.

The analog watchdog function allows very precise monitoring of all the way, multiple or all selected channels, and an interruption occurs when the monitored signal exceeds the preset threshold. The events generated by the general-purpose timers (TIMx) and the advanced-control timer (TIM1) can be internally connected to the ADC start trigger to allow the application to synchronize A/D conversion and timers.

#### 2.2.22 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The temperature sensor is internally connected to the input channel which is used to convert the sensor output voltage into a digital value.

#### 2.2.23 Serial single line SWD debug port (SW-DP)

Built-in ARM two-wire serial debug port (SW-DP).

An ARM SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.




Figure 1. Block diagram




Figure 2. Clock tree

## Pin definition

Pin definition




Figure 3. LQFP64 packet pinout




Figure 4. LQFP48 packet pinout




Figure 5. LQFP32 packet pinout




Figure 6. QFN32packet pinout

Table 3. Pin definitions

	Pin nu	ımber				I/O	Main	Alternate	Additional				
LQFP	LQFP	LQFP	QFN	Pin name	Type <sup>(1)</sup>	<b>Type</b> <sup>(1)</sup>	structure <sup>(2</sup>		functions	functions			
64	48	32	32			Structure	Tarrottori	lulicuolis	Turiculoris				
1	_	_	_	PD7	I/O	тс	PD7	TIM3_CH1					
	-	_		PUI	1/0	10	1 01	TIM17_CH1	_				
2	2			PC13	I/O	тс	PC13	TIM2_CH1					
2		-	-	PCIS	1/0	10		TIM2_ETR	-				
3	3			PC14	I/O	тс	PC14	TIM2_CH2					
3			_	OSC32_IN	0	10		2_02	_				
4	4	-					_	PC15	I/O	TC	PC15	TIM2_CH3	
7			_	OSC32_OUT	1/0	10	FUIS	TIMZ_CH3	-				
								I2C1_SDA					
				PD0				TIM1_CH1N					
5	5	2	2		I/O	TC	PD0	UART1_TX	-				
				OSC_IN				TIM1_CH2					
									SPI1_MOSI				
6	6	3	3	OSC_OUT	0	-	-	-	-				

	Pin number					I/O	Main	Alternate	Additional
LQFP	LQFP	LQFP	QFN	Pin name	<b>Type</b> <sup>(1)</sup>			functions	functions
64	48	32	32			structure <sup>(2</sup>	runction	lunctions	Tunctions
7	7	4	4	nRST	I/O	TC	nRST	-	-
8	-	-	-	PC0	I/O	TC	PC0	-	-
9	-	-	-	PC1	I/O	TC	PC1	-	-
10	-	-	-	PC2	I/O	TC	PC2	SPI2_MISO	-
11	-	-	-	PC3	I/O	TC	PC3	SPI2_MOSI	-
12	8	16	0	VSSA	S	-	VSSA	-	-
13	9	5	5	VDDA	S	-	VDDA	-	-
								UART2_CTS	
		_	_	PA0				TIM2_CH1_ETR	
14	10	6	6	WKUP	I/O	TC	PA0	UART1_RX	ADC1_VIN[0]
				Witton				TIM14_CH1	
								UART2_RTS	
		_					PA1	TIM2_CH2	ADC1_VIN[1]
15	11	7	7	PA1	I/O	TC		TIM1_CH2	
								UART1_TX	
								UART2_TX	
16	12	8	8	PA2	I/O	TC	PA2	TIM2_CH3	ADC1_VIN[2]
								TIM1_CH2N	
								UART2_RX	
17	13	9	9	PA3	I/O	TC	PA3	TIM2_CH4	ADC1_VIN[3]
								TIM1_CH3	
40				DD.4	1/0	TO.	DD4	SPI1_MISO	
18	-	-	-	PD4	I/O	TC	PD4	SPI1_MOSI	-
				DDE	1/0	TO	DDE	SPI1_MOSI	
19	-	-	-	PD5	I/O	TC	PD5	SPI1_MISO	-
								SPI1_NSS	
								SPI1_SCK	
20	14	10	10	PA4	I/O	TC	PA4	TIM1_CH3N	ADC1_VIN[4]
								TIM14_CH1	
								TIM1_BKIN	
								SPI1_SCK	
21	15	11	11	DA E	I/O	тс	PA5	SPI1_NSS	ADC1_VIN[5]
۷1	13	''	''	PA5	1/0	10	ΓAU	TIM2_CH1_ETR	
								TIM1_CH3N	

	Pin number				I/O	Main	Alternate	Additional				
LQFP	LQFP	LQFP	QFN	Pin name	$Type^{(1)}$	structure <sup>(2</sup>		functions	functions			
64	48	32	32			Structure	lunction	lunctions	lunctions			
								SPI1_MISO				
								TIM3_CH1				
22	16	12	12	PA6	I/O	TC	PA6	TIM1_BKIN	ADC1_VIN[6]			
								TIM16_CH1				
								TIM1_CH3				
								SPI1_MOSI				
								TIM3_CH2				
								TIM1_CH1N				
23	17	13	13	PA7	I/O	TC	PA7	TIM1_CH3N	ADC1_VIN[7]			
								TIM14_CH1				
								TIM17_CH1				
								TIM1_CH2N				
								UART2_TX				
24	-	-	-	PC4	I/O	TC	PC4	TIM3_CH1	-			
								SPI1_MOSI				
								UART2_RX				
25	-	-	-	PC5	I/O	TC	PC5	TIM3_CH2	-			
								SPI1_MISO				
								TIM3_CH3				
26	18 14	14 14	14 14	PB0	I/O	TC	PB0	TIM1_CH2N	ADC1_VIN[8]			
20				F BU		10		TIM1_CH1N				
								TIM14_CH1				
								TIM3_CH4				
								TIM1_CH3N				
27	19	15	15	PB1	I/O	TC	PB1	TIM1_CH2N	ADC1_VIN[9]			
								TIM2_CH3				
								TIM1_CH2				
								TIM1_CH1N				
28	20	-	16	PB2	I/O	TC	PB2	-	-			
								I2C1_SCL				
29	21	-	-	PB10	I/O	TC	PB10	TIM2_CH3	-			
								SPI2_SCK				
30	22		_	PB11	I/O	тс	PB11	I2C1_SDA	_			
		-	<u>-</u>	LDII	1/0	10	ווטו	TIM2_CH4	-			
31	23	16	0	VSS	S	-	VSS	-	-			

	Pin number			I/O	Main	Alternate	Additional																		
LQFP	P LQFP	LQFP	QFN	Pin name	<b>Type</b> <sup>(1)</sup>			functions																	
64	48	32	32			structure <sup>(2</sup>	function	tunctions	functions																
32	14	17	17	VDD	S	-	VDD	-	-																
								SPI2_NSS																	
											SPI2_SCK														
33	25	-	-	PB12	I/O	TC	PB12	TIM1_BKIN	-																
								SPI2_MOSI																	
								_	_					SPI2_MISO											
								SPI2_SCK																	
								SPI2_MISO																	
								TIM1_CH1N																	
0.4	00	26			DD40	1/0	то.	DD40	SPI2_NSS																
34	20		-	PB13	I/O	TC	PB13	SPI2_MOSI	-																
													I2C1_SCL												
								TIM17_CH1																	
											TIM1_CH3N														
																								SPI2_MISO	
																SPI2_MOSI									
							PB14	TIM1_CH2N																	
35	27			PB14	I/O	тс		SPI2_SCK																	
33		-	-	PD14	1/0	10	FD14	SPI2_NSS	_																
								I2C1_SDA																	
								TIM1_CH3																	
								TIM1_CH1																	
																						SPI2_MOSI			
								SPI2_NSS																	
								TIM1_CH3N																	
36	28	_	_	PB15	I/O	TC	PB15	SPI2_MISO	_																
00	20			1 1 1 1 3		10	1 10	SPI2_SCK	_																
								CSM_CH2_TXRX																	
								TIM1_CH2N																	
								TIM1_CH2																	
								TIM3_CH1																	
37	-	-	-	PC6	I/O	TC	PC6	TIM3_CH3	-																
								SPI1_NSS																	
							TIM3_CH2																		
38	-			PC7	I/O	TC	PC7	TIM2_CH1_ETR	-																
								SPI1_SCK																	

Pin number					1/0	Main	Alternate	Additional																									
LQFP	LQFP LQFP	LQFP	QFN	Pin name	<b>Type</b> <sup>(1)</sup>	1/0	Main		functions																								
64	48	32	32			structure <sup>(2</sup>	function	functions	iunctions																								
39				PC8	I/O	тс	PC8	TIM3_CH3																									
39	-	-	-	PC8	1/0	10	PCo	TIM2_CH2	-																								
40					_		PC9	I/O	тс	PC9	TIM3_CH4																						
40	-	-	_	PC9	1/0	10	PC9	TIM2_CH3	-																								
								MCO																									
								TIM1_CH1																									
41	29	18	18	PA8	I/O	TC	PA8	CSM_CH1_TXRX	-																								
								TIM1_CH2																									
								TIM1_CH3																									
								UART1_TX																									
								TIM1_CH2																									
42	30	30 19	30 19	30 19	30 19	19	19	19	PA9	I/O	тс	PA9	UART1_RX																				
42								19	19	19	19	PA9	1/0	10	PA9	I2C1_SCL	-																
																	MCO																
																TIM1_CH1N																	
		31 20 2																														TIM17_BKIN	
								UART1_RX																									
	31							TIM1_CH3																									
43			20	20	20	20	20	20	20	20	20	20	20	20	PA10	I/O	TC	PA10	UART1_TX	-													
								I2C1_SDA																									
								TIM1_CH1																									
								TIM16_CH1																									
		32 21	21	21	21	21	21						UART1_CTS																				
													TIM1_CH4																				
44	32							21	PA11	I/O	TC	PA11	TIM1_CH3	-																			
								I2C1_SCL																									
								TIM1_BKIN																									
								UART1_RTS																									
								TIM1_ETR																									
45	33	22	22	PA12	I/O	TC	PA12	TIM1_CH3N	-																								
								I2C1_SDA																									
							TIM1_CH2																										
	2.4	22	22	DA 40	I/O TC PA13 SWDIO UART1_TX																												
46	34	34 23	4 23 23	PA13 I/C		TC	PA13	UART1_TX	-																								
47	25			555		T0		I2C1_SCL																									
47	35	-	-	PD2	I/O	TC	PD2	SPI1_NSS	-																								

	Pin nu	mber				I/O	Main	Alternate	Additional
LQFP	LQFP	LQFP	QFN	Pin name	<b>Type</b> <sup>(1)</sup>			functions	functions
64	48	32	32			structure <sup>(2</sup>	runction	lunctions	lunctions
								I2C1_SDA	
48	36	-	-	PD3	I/O	TC	PD3	SPI1_SCK	-
								SPI1_MISO	
								SWDCLK	
49	37	24	24	PA14	I/O	TC	PA14	UART2_TX	-
								UART1_RX	
								SPI1_NSS	
								UART2_RX	
								TIM2_CH1_ETR	
50	38	25	25	PA15	I/O	тс	PA15	SPI2_SCK	
30	30	25	25	IAIS	1/0	10	TAIS	SPI2_MOSI	_
								SPI2_MISO	
								TIM1_CH1N	
								TIM1_CH3N	
								UART1_TX	
								SPI2_MISO	
51	-	-	-	PC10	I/O	TC	PC10	SPI2_SCK	-
								SPI2_NSS	
								SPI2_MOSI	
								UART1_RX	
								SPI2_MOSI	
52	-	-	-	PC11	I/O	TC	PC11	SPI2_NSS	-
								SPI2_SCK	
								SPI2_MISO	
								UART1_TX	
								SPI2_SCK	
53	-	-	-	PC12	I/O	TC	PC12	SPI2_MISO	-
								SPI2_MOSI	
								SPI2_NSS	
								TIM3_ETR	
54	_	_	_	PD6	I/O	TC	PD6	TIM1_CH3N	_
٠.				, 50			. 50	TIM1_CH1	
								TIM1_CH1N	

	Pin nu	mber				1/0	NA :	A 14 4 -	A -l -l!4! l
LQFP	LQFP	LQFP	QFN	Pin name	<b>Type</b> <sup>(1)</sup>	I/O structure <sup>(2)</sup>	Main function	Alternate functions	Additional functions
64	48	32	32			Structure	Turiction	Turicuons	Tunctions
								SPI1_SCK	
								TIM2_CH2	
55	39	26	26	PB3	I/O	TC	PB3	TIM1_CH1	-
								TIM1_CH2N	
								TIM1_CH3	
								SPI1_MISO	
								TIM3_CH1	
56	40	27	27	PB4	I/O	TC	PB4	TIM1_CH2	_
30	40	21		1 04	1/0	10	1 04	TIM17_BKIN	_
								TIM1_CH3N	
								TIM1_CH2N	
								SPI1_MOSI	
								TIM3_CH2	
57	41	28	28	PB5	I/O	TC	PB5	TIM16_BKIN	-
								TIM1_CH1	
								TIM1_CH2	
								UART1_TX	
								I2C1_SCL	
58	42	29	29	PB6	I/O	TC	PB6	TIM16_CH1N	_
00	'-			1 20			. 50	TIM1_CH2N	
								TIM1_CH2	
								TIM1_CH1N	
								UART1_RX	
								I2C1_SDA	
59	43	30	30	PB7	I/O	TC	PB7	TIM17_CH1N	-
								TIM1_CH3	
								TIM1_CH1	
60	44	31	31	воото	I	-	воото	-	-
								UART1_RX	
								I2C1_SCL	
61	45	-	32	PB8	I/O	TC	PB8	TIM16_CH1	-
								TIM1_CH1	
								TIM3_CH2	

	Pin nu	ımber			I/O		Main	Alternate	Additional
LQFP	LQFP	LQFP	QFN	Pin name	<b>Type</b> <sup>(1)</sup>	Type <sup>(1)</sup>		functions	functions
64	48	32	32			Structure	function	lunctions	lunctions
								UART1_TX	
								I2C1_SDA	
62	46	-	-	PB9	I/O	TC	PB9	TIM17_CH1	-
								SPI2_NSS	
								TIM3_CH3	
63	47	32	0	VSS	S	-	VSS	-	-
64	48	1	1	VDD	S	-	VDD	-	-

- 1. I = input, O = output, S = power supply, HiZ = high resistance.
- 2. TC: Standard I/O, Input signal does not exceed VDD.

Table 4. Alternate functions for port A

Pin	450	A F.4	450	450	<b>A E</b> 4	A = 5	450	A F-7
Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PA0	_	UART2_CTS	TIM2_CH1	_	UART1_RX	_	TIM14_CH1	
	-	UART2_015	TIM2_ETR	-	OAKTI_KX	-	1110114_0111	
PA1	-	UART2_RTS	TIM2_CH2	TIM1_CH2	UART1_TX	-	-	-
PA2	-	UART2_TX	TIM2_CH3	TIM1_CH2N	-	-	-	-
PA3	-	UART2_RX	TIM2_CH4	TIM1_CH3	-	-	-	-
PA4	SPI1_NSS	SPI1_SCK	-	TIM1_CH3N	TIM14_CH1	TIM1_BKIN	-	-
PA5	SPI1_SCK	SPI1_NSS	TIM2_CH1				TIM1 CH2N	
FAS	SFII_SCK	SFII_NSS	TIM2_ETR	-	-	-	TIM1_CH3N	-
PA6	SPI1_MISO	TIM3_CH1	TIM1_BKIN	-	-	TIM16_CH1	TIM1_CH3	-
PA7	SPI1_MOSI	TIM3_CH2	TIM1_CH1N	TIM1_CH3N	TIM14_CH1	TIM17_CH1	TIM1_CH2N	-
PA8	MCO		TIM1 CH1			CSM_CH1_	TIM1 CH2	TIM1 CH3
FAO	IVICO		TIIVIT_CITT	-	-	TXRX	TIIVIT_CITZ	TIIVIT_CITS
PA9	1	UART1_TX	TIM1_CH2	UART1_RX	I2C1_SCL	MCO	TIM1_CH1N	-
PA10	TIM17_BKIN	UART1_RX	TIM1_CH3	UART1_TX	I2C1_SDA	TIM1_CH1	TIM16_CH1	-
PA11	-	UART1_CTS	TIM1_CH4	TIM1_CH3	-	I2C1_SCL	TIM1_BKIN	-
PA12	-	UART1_RTS	TIM1_ETR	TIM1_CH3N	-	I2C1_SDA	TIM1_CH2	-
PA13	SWDIO	-	-	UART1_TX	-	-	-	-
PA14	SWDCLK	UART2_TX	-	UART1_RX	-	-	-	-
PA15	SPI1_NSS	UART2_RX	TIM2_CH1	SPI2_SCK	enia Moei	SDI2 MISO	TIM1 CH1N	TIM1 CHON
FA 13	OFII_NOO	UARIZ_RA	TIM2_ETR	SFIZ_SUK	SPI2_MOSI	SPI2_MISO	TINIT_CHIN	TIM1_CH3N

Table 5. Alternate functions for port B

Pin		-						
FIII	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
Name				-				
PB0	-	TIM3_CH3	TIM1_CH2N	TIM1_CH1N	TIM1_CH3	-	-	-
PB1	TIM14_CH1	TIM3_CH4	TIM1_CH3N	TIM1_CH2N	TIM2_CH3	TIM1_CH2	TIM1_CH1N	-
PB3	SPI1_SCK	-	TIM2_CH2	-	TIM1_CH1	-	TIM1_CH2N	TIM1_CH3
PB4	SPI1_MISO	TIM3_CH1	-	-	TIM1_CH2	TIM17_BKIN	TIM1_CH3N	TIM1_CH2N
PB5	SPI1_MOSI	TIM3_CH2	TIM16_BKIN	-	-	-	TIM1_CH1	TIM1_CH2
PB6	UART1_TX	I2C1_SCL	TIM16_CH1N	-	TIM1_CH2N	-	TIM1_CH2	TIM1_CH1N
PB7	UART1_RX	I2C1_SDA	TIM17_CH1N	-	-	-	TIM1_CH3	TIM1_CH1
PB8	UART1_RX	I2C1_SCL	TIM16_CH1	TIM1_CH1	-	-	TIM3_CH2	-
PB9	UART1_TX	I2C1_SDA	TIM17_CH1	-	-	SPI2_NSS	TIM3_CH3	-
PB10	-	I2C1_SCL	TIM2_CH3	-	-	SPI2_SCK	-	-
PB11	-	I2C1_SDA	TIM2_CH4	-	-	-	-	-
PB12	SPI2_NSS	SPI2_SCK	TIM1_BKIN	SPI2_MOSI	SPI2_MISO	-	-	-
PB13	SPI2_SCK	SPI2_MISO	TIM1_CH1N	SPI2_NSS	SPI2_MOSI	I2C1_SCL	TIM17_CH1	TIM1_CH3N
PB14	SPI2_MISO	SPI2_MOSI	TIM1_CH2N	SPI2_SCK	SPI2_NSS	I2C1_SDA	TIM1_CH3	TIM1_CH1

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PB15	SPI2_MOSI	SPI2_NSS	TIM1_CH3N	SPI2_MISO	SPI2_SCK	CSM_CH2_ TXRX	TIM1_CH2N	TIM1_CH2

Table 6. Alternate functions for port C

Pin									
Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	
PC2	-	SPI2_MISO	-	-	-	-	-	-	
PC3	-	SPI2_MOSI	-	-	-	-	-	-	
PC4	-	-	-	UART2_TX	-	TIM3_CH1	SPI1_MOSI	-	
PC5	-	-	-	UART2_RX	-	TIM3_CH2	SPI1_MISO	-	
PC6	-	TIM3_CH1	-	-	-	TIM3_CH3	SPI1_NSS	-	
DC7		TIM2 CH2				TIM2_CH1	SPI1 SCK		
PC7	-	TIM3_CH2	-	-	-	TIM2_ETR	SPII_SCK	-	
PC8	-	TIM3_CH3	-	-	-	TIM2_CH2	-	-	
PC9	-	TIM3_CH4	-	-	-	TIM2_CH3	-	-	
PC10	UART1_TX	-	-	SPI2_MISO	SPI2_SCK	SPI2_NSS	SPI2_MOSI	-	
PC11	UART1_RX	-	-	SPI2_MOSI	SPI2_NSS	SPI2_SCK	SPI2_MISO	-	
PC12	UART1_TX	-	-	SPI2_SCK	SPI2_MISO	SPI2_MOSI	SPI2_NSS	-	
DC12							TIM2_CH1		
PC13	-	-	-	-	-	-	TIM2_ETR	-	
PC14	-	-	-	-	-	-	TIM2_CH2	-	
PC15	-	-	-	-	-	-	TIM2_CH3	-	

Table 7. Alternate functions for port D

Pin	<b>A E O</b>	AF1	AF2	AF3	AF4	AF5	AEG	AF7
Name	AF0	AF1	AF2	АГЭ	АГ4	AFS	AF6	AF/
PD0	-	I2C1_SDA	TIM1_CH1N	UART1_TX	TIM1_CH2	SPI1_MOSI	SPI1_MOSI	-
PD2	-	I2C1_SCL	-	-	-	SPI1_NSS	SPI1_NSS	-
PD3	-	I2C1_SDA	-	-	-	SPI1_SCK	SPI1_MISO	-
PD4	SPI1_MISO	SPI1_MOSI	-	-	-	-	-	-
PD5	SPI1_MOSI	SPI1_MISO	-	-	-	-	-	-
PD6	-	TIM3_ETR	-	TIM1_CH3N	-	TIM1_CH1	TIM1_CH1N	-
PD7	-	-	-	-	-	TIM3_CH1	TIM17_CH1	-

# **Memory mapping**

Memory mapping

Table 8. Memory mapping

Bus	Boundaryaddress	Size	Peripheral	Notes
			Main flash memory, system	
	0x0000 0000 -0x0000 FFFF	64 KB	memory, or SRAM, depends on	
			the configuration of BOOT	
	0x0001 0000 -0x07FF FFFF	~ 128 MB	Reserved	
	0x0800 0000 -0x0800 FFFF	64 KB	Main Flash memory	
	0x0801 0000 -0x1FFD FFFF	~ 383 MB	Reserved	
Flash	0x1FFE 0000 -0x1FFE 01FF	0.5 KB	Reserved	
	0x1FFE 0200 -0x1FFE 0FFF	3 KB	Reserved	
	0x1FFE 1000 -0x1FFE 1BFF	3 KB	Reserved	
	0x1FFE 1C00 -0x1FFF F3FF	~ 256 MB	Reserved	
	0x1FFF F400 -0x1FFF F7FF	1 KB	System memory	
	0x1FFF F800 -0x1FFF F80F	16 B	Option bytes	
	0x1FFF F810 -0x1FFF FFFF	~2 KB	Reserved	
CDAM	0x2000 0000 -0x2000 3FFF	16 KB	SRAM	
SRAM	0x2000 4000 -0x2FFF FFFF	~ 255 MB	Reserved	
	0x4000 0000 -0x4000 03FF	1 KB	TIM2	
	0x4000 0400 -0x4000 07FF	1 KB	TIM3	
	0x4000 0800 -0x4000 0BFF	8 KB	Reserved	
	0x4000 2800 -0x4000 2BFF	1 KB	RTC/BKP	
	0x4000 2C00 -0x4000 2FFF	1 KB	WWDG	
	0x4000 3000 -0x4000 33FF	1 KB	IWDG	
	0x4000 3400 -0x4000 37FF	1 KB	Reserved	
APB1	0x4000 3800 -0x4000 3BFF	1 KB	SPI2	
	0x4000 4000 -0x4000 43FF	1 KB	Reserved	
	0x4000 4400 -0x4000 47FF	1 KB	UART2	
	0x4000 4800 -0x4000 4BFF	3 KB	Reserved	
	0x4000 5400 -0x4000 57FF	1 KB	I2C1	
	0x4000 5800 -0x4000 6BFF	5 KB	Reserved	
	0x4000 6C00 -0x4000 6FFF	1 KB	Reserved	
	0x4000 7000 -0x4000 73FF	1 KB	PWR	

Bus	Boundaryaddress	Size	Peripheral	Notes
APB1	0x4000 7400 -0x4000 FFFF	35 KB	Reserved	
	0x4001 0000 -0x4001 03FF	1 KB	SYSCFG	
	0x4001 0400 -0x4001 07FF	1 KB	EXTI	
	0x4001 0800 -0x4001 23FF	7 KB	Reserved	
	0x4001 2400 -0x4001 27FF	1 KB	ADC1	
	0x4001 2800 -0x4001 2BFF	1 KB	Reserved	
	0x4001 2C00 -0x4001 2FFF	1 KB	TIM1	
APB2	0x4001 3000 -0x4001 33FF	1 KB	SPI1	
	0x4001 3400 -0x4001 37FF	1 KB	DBGMCU	
	0x4001 3800 -0x4001 3BFF	1 KB	UART1	
	0x4001 3C00 -0x4001 3FFF	1 KB	Reserved	
	0x4001 4000 -0x4001 43FF	1 KB	TIM14	
	0x4001 4400 -0x4001 47FF	1 KB	TIM16	
	0x4001 4800 -0x4001 4BFF	1 KB	TIM17	
	0x4001 4C00 -0x4001 7FFF	13 KB	Reserved	
	0x4002 0000 -0x4002 03FF	1 KB	DMA	
	0x4002 0400 -0x4002 0FFF	3 KB	Reserved	
	0x4002 1000 -0x4002 13FF	1 KB	RCC	
	0x4002 1400 -0x4002 1FFF	3 KB	Reserved	
	0x4002 2000 -0x4002 23FF	1 KB	Flash Interface	
	0x4002 2400 -0x4002 2FFF	3 KB	Reserved	
AHB	0x4002 3000 -0x4002 33FF	1 KB	CRC	
	0x4002 3400 -0x47FF FFFF	~ 127 MB	Reserved	
	0x4800 0000 -0x4800 03FF	1 KB	GPIOA	
	0x4800 0400 -0x4800 07FF	1 KB	GPIOB	
	0x4800 0800 -0x4800 0BFF	1 KB	GPIOC	
	0x4800 0C00 -0x4800 0FFF	1 KB	GPIOD	
	0x4800 1000 -0x5FFF FFFF	~ 384 MB	Reserved	

## **Electrical characteristics**

Electrical characteristics

#### 5.1 Test condition

All voltages are based on V<sub>SS</sub> unless otherwise stated.

#### 5.1.1 Minimum and maximum

Unless otherwise stated, the minimum and maximum performed at ambient temperature  $T_A = 25^{\circ}C$ ,  $V_{DD} = 3.3V$ .

#### 5.1.2 Typical value

Unless otherwise stated, typical data is based on  $T_A = 25^{\circ}C$  and  $V_{DD} = 3.3V$ . These data are for design guidance only and have not been tested.

#### 5.1.3 Typical Curve

Typical curves are for design guidance only and are not tested unless otherwise stated.

#### 5.1.4 Load Capacitor

The load conditions when measuring the pin parameters are shown in the figure below.




Figure 7. Load condition of the pin

#### 5.1.5 Pin input voltage

The measurement of the input voltage on the pin is shown in the figure below.




Figure 8. Pin input voltage

#### 5.1.6 Power scheme

The power supply design scheme is shown in the figure below.




Figure 9. Power scheme

#### 5.1.7 Current consumption measurement

The measurement of the current consumption on the pin is shown in the figure below.




Figure 10. Current consumption measurement scheme

#### 5.2 Absolute maximum rating

If the load applied to the device exceeds the value given in the "Absolute Group Maximum Ratings" list (Table 9, Table 10, Table 11), it may result in the device is permanently damaged. This is just to give the maximum load that can be tolerated, and does not mean that the functional operation of the device is correct under these conditions. Long-term operation of the device under maximum conditions can affect device reliability.

Table 9. Voltage characteristics

Symbol	Description	min	max	units
	External main supply voltage	2	5.5	
$V_{DD}$ - $V_{SS}$	(including $V_{\text{DDA}}$ and $V_{\text{SS}})^{(1)}$	2	5.5	V
V <sub>IN</sub>	Input voltage on other pins (2)	V <sub>SS</sub> - 0.3	V <sub>DD</sub> + 0.3	
A 17	Voltage Difference Between		50	
$  \vartriangle V_{DDx}  $	Different Supply Pins		50	mV
177 77 1	Voltage difference between		50	
$ V_{SSx} - V_{SS} $	different ground pins		50	

- 1. All power supplies (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) The foot must always be connected to the power supply system within the external allowable range.
- 2. must always follow the maximum value of  $V_{\text{IN}}$ . See the table below for information on the maximum allowable injection current values.

Table 10. Current characteristics

Symbol	Description	Maximu	m Units
I <sub>VDD</sub>	After $V_{DD}/V_{DDA}$ total current of the power line (supply current) $^{(1)}$	120	
I <sub>VSS</sub>	Total current (outflow current) after V <sub>SS</sub> ground line (1)	-120	mA

Symbol	Symbol Description			
	Output sink current on any I/O and control pins (0.9V <sub>DD</sub> )	20		
I <sub>IO</sub>	Output current on any I/O and control pin (0.1V <sub>DD</sub> )	-18		
(2)(3)	HSE's OSC_IN pin and LSE's OSC_IN pin injection		0	
$I_{INJ(PIN)}^{(2)(3)}$	current	±5	mA	
I <sub>INJ(PIN)</sub> (2)(3)	injection current for other pins (4)		mA	
$\Sigma I_{\text{INJ(PIN)}}^{(2)}$	Total injection current on all I/O and control pins (5)	±25	mA	

- 1. Within the allowed range, all main power ( $V_{DD}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pin must always be connected to an external power supply.
- 2. This current consumption must be correctly distributed to all I/O and control pins. The total output current must not be sink/pull between the two consecutive power supply pins of the reference high pin count LQFP package. The
- 3. reverse injection current can interfere with the analog performance of the device.
- 4. When  $V_{IN} > V_{DDA}$ , a positive injection current is generated; when  $V_{IN} < V_{SS}$ , a reverse injection current is generated. Do not exceed  $I_{INJ(PIN)}$ .
- 5. When there is simultaneous injection current for multiple inputs, the maximum value of  $\Sigma I_{\mathsf{INJ}(\mathsf{PIN})}$  is equal to the sum of the absolute values of the forward injection current and the reverse injection current (instantaneous value) .

Table 11. Temperature characteristics

Symbol	Description	Maximum	Units
T <sub>STG</sub>	Storage Temperature Range	- 55 ~ + 150	°C
т	maximum junction	125	°C
TJ	temperature	125	

### 5.3 Operating conditions

#### 5.3.1 General operating conditions

Table 12. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>PCLK1</sub>	Internal APB1 clock frequency		0	f <sub>HCLK</sub>	
f <sub>PCLK2</sub>	Internal APB2 clock frequency		0	f <sub>HCLK</sub>	
$V_{DD}$	Standard operating voltage		2.0	5.5	V

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DDA}^{(1)}$	Analog partial operating voltage (not use ADC)	Must be the same voltage as $V_{\text{DD}}$	2.0	5.5	V
	Analog partial operating voltage (use ADC)		2.5	2.5 5.5	
P		Maximum power dissipation LQFP64	434		
r	(Ambient temperature: $T_A=85^{\circ}C^{(2)(3)}$ )	Maximum power dissipation LQFP48	355		mW
	1,4 33 0 7	Maximum power dissipation LQFP32	346		

- 1. It is recommended to use the same power supply for  $V_{DD}$  and  $V_{DDA}$ .
- 2. If  $T_A$  is low, higher  $P_D$  values are allowed as long as  $T_J$  does not exceed  $T_{Jmax}$  (See subsec 5.1).
- 3. In low power dissipation state,  $T_A$  can be extended to this range as long as  $T_J$  does not exceed  $T_{Jmax}$  (See subsec 5.1).
- 4. In the state of low power dissipation, as long as  $T_J$  does not exceed  $T_{Jmax}$  (see subsec 5.1),  $T_A$  can be extended to this range.
- 5. The chip reaches the junction temperature power consumption, and the normal operation must be lower than this power consumption.

#### 5.3.2 Operating conditions at power-up/power-down

The parameters given in the table below are based on tests under normal operating conditions.

Table 13. Operating conditions at power-up/power-down

Symbol	Parameter	Conditions	Min	Max	Unit
4	V <sub>VDD</sub> rise time rate	T - 27°C	300	∞	uS/V
$t_{VDD}$	V <sub>VDD</sub> fall time rate	T <sub>A</sub> = 27°C	300	000	μο/ν

#### 5.3.3 Embedded reset and power control block characteristics

The parameters given in the table below are based on the ambient temperature and the  $V_{DD}$  supply voltage listed in Table 12.

Table 14. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		PLS[3: 0]=0000 (Rising edge)		1.8		V
		PLS[3: 0]=0000 (Falling edge)		1.7		V
		PLS[3: 0]=0001 (Rising edge)		2.1		V
		PLS[3: 0]=0001 (Falling edge)		2.0		V
		PLS[3: 0]=0010 (Rising edge)		2.4		V
	Level selection of	PLS[3: 0]=0010 (Falling edge)		2.3		V
$V_{PVD}$	programmable	PLS[3: 0]=0011 (Rising edge)		2.7		V
	voltage detectors	PLS[3: 0]=0011 (Falling edge)		2.6		V
		PLS[3: 0]=0100 (Rising edge)		3.0		V
		PLS[3: 0]=0100 (Falling edge)		2.9		V
		PLS[3: 0]=0101 (Rising edge)		3.3		V
		PLS[3: 0]=0101 (Falling edge)		3.2		V
		PLS[3: 0]=0110 (Rising edge)		3.6		V
		PLS[3: 0]=0110 (Falling edge)		3.5		V
		PLS[3: 0]=0111 (Rising edge)		3.9		V
		PLS[3: 0]=0111 (Falling edge)		3.8		V
	Level selection of	PLS[3: 0]=1000 (Rising edge)		4.2		V
$V_{PVD}$	programmable	PLS[3: 0]=1000 (Falling edge)		4.1		V
	voltage detectors	PLS[3: 0]=1001 (Rising edge)		4.5		V
		PLS[3: 0]=1001 (Falling edge)		4.4		V
		PLS[3: 0]=1010 (Rising edge)		4.8		V
		PLS[3: 0]=1010 (Falling edge)		4.7		V
V <sub>PVDhyst</sub>	PVD hysteresis			110		mV
	Power on/down	Falling edge		1.65		V
$V_{POR/PDR}$	reset threshold	Rising edge		1.75		V
$V_{PDRhys}^{(2)}$	PDR hysteresis				mV	
T <sub>RSTTEMPO</sub>	Reset duration			2		ms

Note: The reset duration is measured from power-on to the time when the user application code reads the first instruction.

#### 5.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

All Run-mode current consumption measurements given in this section are performed with a reduced code.

#### **Maximum current consumption**

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode, and are connected to a static level V<sub>DD</sub> or V<sub>SS</sub> (no load)
- · All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted to the  $f_{HCLK}$  (0  $\sim$  24 MHz is 0 waiting period , 24  $\sim$  48 MHz is 1 waiting period, 48  $\sim$  72 MHz is 2 waiting period ).
- The instruction prefetching function is on. When the peripherals are enabled:  $f_{PCLK1} = f_{HCLK}$ .

Note: The instruction prefetching function must be set before setting the clock and bus divider.

Table 15. Typical and maximum current consumption in stop and standby modes<sup>(2)</sup>

Symbol	Parameter	Conditions	Max <sup>(1)</sup> T <sub>A</sub> =25°C	Unit
L_	Supply current in Stop mode	Enter the stop mode after reset, $V_{DD} = 3.3V$	7	
I <sub>DD</sub>	Supply current in Stop mode	Enter the stop mode after reset, $V_{DD} = 3.3V$	0.4	- μΑ
		LSI and RTC on, V <sub>DD</sub> = 3.3V	1.5	
		LSE and RTC on, V <sub>DD</sub> = 3.3V	3.5	

- 1. Maximum values are tested at  $T_A = 25^{\circ}C$ .
- 2. Data based on characterization results, not tested in production. The IO state is an analog input.

#### Typical current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input configuration, and are connected to a static level V<sub>DD</sub> or V<sub>SS</sub> (no load).
- · All the peripherals are closed, unless otherwise specified.
- The Flash memory access time is adjusted to the  $f_{HCLK}$  (0  $\sim$  24 MHz is 0 waiting period , 24  $\sim$  48 MHz is 1 waiting period , 48  $\sim$  72 MHz is 2 waiting period ).
- $\bullet$  The ambient temperature and  $V_{DD}$  supply voltage conditions are summarized in Table 12
- The instruction prefetching function is on. When the peripherals are enabled:  $f_{PCLK1} = f_{HCLK}$ .

Note: The instruction prefetch function must be set before the clock is set and the bus is divided.

				Тур	<b>)</b> (1)	
Symbol Para	Parameter	Conditions	f <sub>HCLK</sub>	All peripherals enabled <sup>(2)</sup>	All peripherals disabled	Unit
			72MHz	39.3	20.5	
	Supply ourrent		48MHz	28.1	15.5	
I <sub>DD</sub>	Supply current	External clock <sup>(2)</sup>	36MHz	21.8	12.3	mA
in run mode		24MHz	15.3	8.9		
			8MHz	6.1	4.1	

Table 16. Maximum current consumption in Run mode, code executing from flash memory

- 1. All I/O pins are in input mode, static value (no load) on V<sub>DD</sub> or V<sub>SS</sub>;
- 2. All peripherals are disabled, except when explicitly stated;
- 3. The FLASH access time is in accordance with the user manual configuration;
- 4. The system clock is HCLK,  $f_{PCLK1} = f_{HCLK}/1, f_{PCLK2} = f_{HCLK}/1$ ;
- 5. The external clock frequency is 8MHz, and when  $f_{HCLK} > 8MHz$ , the PLL is turned on.

Table 17. Maximum current consumption in sleep mode, code executing from flash

Symbol			<b>f</b> <sub>HCLK</sub>	Тур	(1)	Unit
- Landington	-HCLK	INCLK	All peripherals	All peripherals		
				enabled <sup>(2)</sup>	disabled	
			72MHz	28.5	10.7	
	Supply current		48MHz	19.9	7.9	
$I_{DD}$		External clock <sup>(2)</sup>	36MHz	15.5	6.6	mA
III Sieep Hode		24MHz	11.2	5.2		
		8MHz	4.5	2.8		

- 1. All I/O pins are in input mode, static value (no load) on V<sub>DD</sub> or V<sub>SS</sub>;
- 2. All peripherals are disabled, except when explicitly stated;
- 3. The FLASH access time is in accordance with the user manual configuration;
- 4. The system clock is HCLK,  $f_{PCLK1} = f_{HCLK}/1, f_{PCLK2} = f_{HCLK}/1$ ;
- 5. The external clock frequency is 8MHz, and when  $f_{HCLK} > 8MHz$ , the PLL is turned on.

#### On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in Table 18. The MCU is placed under the following conditions:

- All I/O pins are in analog input mode, and are connected to a static level V<sub>DD</sub> or V<sub>SS</sub> (no load).
- All peripherals are disabled except when explicitly mentioned.
- The given value is calculated by measuring the current consumption.
  - With all peripherals clocked OFF
  - With only one peripheral clocked on

 Ambient operating temperature and supply voltage conditions V<sub>DD</sub> summarized in Table 12.

Table 18. On-chip peripheral current consumption<sup>(1)</sup>

Perip	bheral	Typical consumption at 25 °C	Unit	Peripheral		Typical consumption at 25 °C	Unit	
	DMA	3.1			TIM16	0.75		
	GPIOD	0.53		APB2	TIM17	0.72		
AHB	GPIOC	0.53	mA/MHz			TIM14	0.72	
AHD	GPIOB	0.53					TIM3	1.3
	GPIOA	0.53			WWDG	0.16	mA/MHz	
	CRC	0.31			SPI2	0.86		
	ADC1	0.38		APB1	I2C1	1.68		
APB2	TIM1	1.44			TIM2	1.6		
APB2	SPI1	1.1			UART2	1.6		
	UART1	1.6			PWR	0.21		

<sup>1.</sup>  $f_{HCLK} = 72MHz$ ,  $f_{APB1} = f_{HCLK}$ ,  $f_{APB2} = f_{HCLK}$ , the prescale coefficient for each device is the default value.

#### 5.3.5 External clock source characteristics

#### High-speed external user clock generated from an external source

The characteristic parameters given in the following table are measured using a highspeed external clock source, ambient temperature and power supply voltage meet the conditions of General operating conditions.

Table 19. High-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
<u> </u>	User external clock source		2	0	24	MHz
f <sub>HSE_ext</sub>	frequency <sup>(1)</sup>		2	8	24	WHZ
	OSC_IN input pin high level		0.7\/		V	V
$V_{HSEH}$	voltage		0.7V <sub>DD</sub>		$V_{DD}$	V
V <sub>HSEL</sub>	OSC_IN input pin low level		0.01/	V		
V HSEL	voltage		$V_{SS}$		0.3V <sub>DD</sub>	v
$t_{w(HSE)}$	OSC_IN high or low time(1)		16			ns
$t_{\text{r}(\text{HSE})}$	OSC_IN rise time <sup>(1)</sup>				20	ns
$t_{\text{f(HSE)}}$	OSC_IN fall time <sup>(1)</sup>				20	ns
$C_{in(HSE)}$	OSC_IN input capacitance(1)				10	pF
$DuCy_{(HSE)}$	Duty cycle		45		55	%
IL	OSC_IN input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$			±1	μA

1. Guaranteed by design, not tested in production.

#### Low-speed external user clock characteristics

The characteristic parameters given in the following table are measured using a low-speed external clock source, ambient temperature and power supply voltage meet the conditions of General operating conditions.

Table 20. Low-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
£	User external clock source		10	22.700	1000	Z   =
f <sub>LSE_ext</sub>	frequency <sup>(1)</sup>		16	32.768	1000	KHz
\	OSC_IN input pin high level		0.71/		.,,	
$V_{LSEH}$	voltage		0.7V <sub>DD</sub>		$V_{DD}$	V
.,	OSC_IN input pin low level		V <sub>SS</sub>	.,	0.01/	V
$V_{LSEL}$	voltage				0.3V <sub>DD</sub>	
$t_{w(LSE)}$	OSC_IN high or low time <sup>(1)</sup>		450			ns
$t_{r(LSE)}$	OSC_IN rise time <sup>(1)</sup>				50	ns
$t_{f(LSE)}$	OSC_IN fall time <sup>(1)</sup>				50	ns
$C_{\text{in}(LSE)}$	OSC_IN input capacitance <sup>(1)</sup>				10	pF
DuCy <sub>(LSE)</sub>	Duty cycle			50		%
IL	OSC_IN input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$	-1		1	μA

1. Guaranteed by design, not tested in production.




Figure 11. High-speed external clock source AC timing diagram




Figure 12. Low-speed external clock source AC timing diagram

# High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with an 2 to 24 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in the table below. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy...).

Table 21. HSE oscillator characteristics<sup>(1)(2)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>OSC_IN</sub>	Oscillator frequency		2	8	24	MHz
R <sub>F</sub>	Feedback resistor	$R_S = 30\Omega$		200		kΩ
I <sub>dd</sub>	HSE current consumption	Startup			8.5	mA
		V <sub>DD</sub> = 3.3V				
	HSE current consumption	$R_{m} = 45\Omega$				
I <sub>dd</sub>		CL =		0.5		mA
		10pF@8MHZ				
		V <sub>DD</sub> = 3.3V				
		$R_{m} = 30\Omega$				
I <sub>dd</sub>	HSE current consumption	CL =		1.5		mA
		20pF@8MHZ				
g <sub>m</sub>	Oscillator transconductance	Startup	10			mA/V

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>SU(HSE)</sub> (3)	Startup time	V <sub>DD</sub> is stabilized		2		ms

- Resonator characteristics given by the crystal/ceramic resonator manufacturer characteristics Parameter.
- 2. Guaranteed by design, not tested in production.
- t<sub>SU(HSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.




Figure 13. Typical application with an 8 MHz crystal

# Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in the table below. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy). Note: For C<sub>L1</sub> and C<sub>L2</sub>, it is recommended to use a high quality ceramic capacitor between 5pF and 15pF and select the crystal or resonator that meets the requirements. Usually C<sub>L1</sub> and C<sub>L2</sub> have the same parameters. Crystal manufacturers typically give the parameters of the load capacitance in a serial combination of  $C_{L1}$  and  $C_{L2}$ . The load capacitance  $C_L$  is calculated by:  $C_L = C_{L1} \times C_{L2}/(C_{L1} + C_{L2})$ + C<sub>stray</sub>, where C<sub>stray</sub> is the capacitance of the pin and the capacitance associated with the PCB or PCB. Its typical value is between 2pF and 7pF. WARNING: To avoid exceeding the maximum value of  $C_{L1}$  and  $C_{L2}$  (15pF), it is highly recommended to use a resonator with a load capacitance of C<sub>L</sub> ≤ 7pF. A resonator with a load capacitance of 12.5pF cannot be used. For example, if a resonator with a load capacitance of  $C_L$  = 6pF is selected and  $C_{\text{stray}}$  = 2pF, then  $C_{L1}$  =  $C_{L2}$  = 8pF.

Table 22.	LSI oscillator	characteristics	$(f_{LSE}=32.768KHz)$	) <sup>(1</sup>	)
-----------	----------------	-----------------	-----------------------	-----------------	---

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
g <sub>m</sub>	Oscillator transconductance			5		μA/V
t <sub>SU(HSE)</sub> (2)	Startup time	$R_S = 30k\Omega$		3		S

- 1. Guaranteed by design, not tested in production.
- 2. t<sub>SU(HSE)</sub> is the start-up time, which is measured from the time the software enables HSE until a stable 8MHz oscillation is obtained. This value is measured on a standard crystal resonator, which may vary greatly depending on the crystal manufacturer.




Figure 14. Typical application with a 32.768 kHz crystal

#### 5.3.6 Internal clock source characteristics

The characteristic parameters given in the table below are measured using ambient temperature and supply voltage in accordance with general operating conditions.

#### High-speed internal (HSI) oscillator

Table 23. HSI oscillator characteristics<sup>(1)(2)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSI</sub>	Frequency			48		MHz
ACC <sub>HSI</sub>	Accuracy of the HSI oscillator	T <sub>A</sub> = -40°C~ 105°C	-3		3	%
ACC <sub>HSI</sub>	Accuracy of the HSI oscillator	T <sub>A</sub> = -10°C~ 85°C	-2		2	%
ACC <sub>HSI</sub>	Accuracy of the HSI oscillator	T <sub>A</sub> = 0°C∼ 70°C	-1.5		1.5	%
ACC <sub>HSI</sub>	Accuracy of the HSI oscillator	T <sub>A</sub> = 25	-1		1	%
t <sub>SU(HSI)</sub>	HSI oscillator startup time				15	μs
	HSI oscillator power			200		
I <sub>DD</sub> (HSI)	consumption			300		μA

- 1.  $V_{DD}$  = 3.3V,  $T_A$  = 40°C  $\sim$  105°C, unless otherwise specified.
- 2. Guaranteed by design, not tested in production.

#### Low-speed internal (LSI) oscillator

Table 24. LSI oscillator characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LSI</sub> <sup>(2)</sup>	Frequency			40		KHz
t <sub>SU(LSI)</sub> (2)	LSI oscillator startup time				100	μs
I <sub>DD(LSI)</sub> (3)	LSI oscillator power			1	2	
	consumption			<b> </b>		μΑ

- 1.  $V_{DD}$  = 3.3V,  $T_A$  = -40°C  $\sim$  105°C, Unless otherwise stated
- 2. Comprehensive assessment, not tested in production.
- 3. Guaranteed by design, not tested in production.

#### Wake-up times from low power mode

The wake-up times listed in the table below are measured during the wake-up phase of the internal clock HSI. The clock source used when waking up depends on the current operating mode:

- · Stop or Standby mode: The clock source is the oscillator
- · Sleep mode: The clock source is the clock used when entering sleep mode

All times are measured using ambient temperature and supply voltage in accordance with common operating conditions.

Table 25. Low-power mode wakeup timings

Symbol	Parameter	Conditions	Max	Unit
t <sub>WUSLEEP</sub> (1)	Wakeup from Sleep mode	HSI clock wakeup	4.5	μs
t <sub>wustop</sub> <sup>(1)</sup>	Wakeup from Stop	HSI clock wakeup < 2µS	8.3	μs
twustdby <sup>(1)</sup>	Wakeup from Standby mode	HSI clock wakeup < 2μS  The regulator wakes up  from the off mode < 30μS	490	μs

1. The wake-up time is measured from the start of the wake-up event to the user program to read the first instruction.

#### 5.3.7 PLL characteristics

The parameters listed in the table below are measured using ambient temperature and supply voltage in accordance with common operating conditions.

Table 26. PLL characteristics<sup>(1)</sup>

Symbol	Symbol Parameter		Тур	Max	Unit
f	PLL input clock <sup>(2)</sup>	2		24	MHz
$f_{PLL\_IN}$	PLL input clock duty cycle	40		60	%
f <sub>PLL_OUT</sub>	PLL multiplier output clock	40		200	MHz
t <sub>LOCK</sub>	PLL lock time			100	μS

- 1. Guaranteed by design, not tested in production.
- 2. Take care to use the appropriate multiplier factors to obtain PLL input clock values compatible with the range defined by f<sub>PLL\_OUT</sub>.

#### 5.3.8 Memory characteristics

#### Flash memory

The characteristics are given at  $T_A$  = -  $40^{\circ}$ C  $\sim 105^{\circ}$ Cunless otherwise specified.

Table 27. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>prog</sub>	8-bit programming time			6	7.5	μS
t <sub>ERASE</sub>	Page (512K bytes) erase time			4	5	mS
t <sub>ME</sub>	Mass erase time			30	40	mS
		Read mode		9		mA
$I_{DD}$	Supply current	Write mode			7	mA
		Erase mode			2	mA
$V_{prog}$	Programming voltage			1.5		V

Table 28. Flash memory endurance and data retention (1)(2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Endurance					
	(Annotation:					
NEND	Erase		20			K cycle
	number of					
	times)					
	Data	T <sub>A</sub> = 105°C	20			Voor
t <sub>RET</sub>	retention	T <sub>A</sub> = 25°C	100			Year

- 1. Guaranteed by design, not tested in production.
- 2. Cycle tests are carried out in the whole temperature range.

#### 5.3.9 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

#### Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports), the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to VDD and VSS through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in the following table. They are based on the EMS levels and classes defined in application note.

Table 29. EMS characteristics

Symbol	Parameter	Conditions	Level/Class
	Fast transientvoltage burst		
	limits to be applied through	$V_{DD} = 3.3V, T_A = +25^{\circ}C,$	
$V_{EFT}$	100 pF on $V_{\text{DD}}$ and $V_{\text{SS}}$	f <sub>HCLK</sub> =72MHz.Conformingto	2A
	pinsto induce a functional	IEC 1000-4-4	
	disturbance		

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

#### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- · Corrupted program counter
- · Unexpected reset
- Critical Data corruption (for example control registers)

#### **Prequalification trials**

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors.

#### 5.3.10 Absolute Maximum (Electrical Sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### **Electrostatic discharge (ESD)**

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts  $\times$  (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

#### Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD78A IC latch-up standard.

Table 30. ESD characteristics

Symbol	Parameter	Conditions	Max <sup>(1)</sup>	Unit	
V	Electrostatic discharge voltage	$T_A = +25^{\circ}C$ , Conforming to	9000		
$V_{ESD(HBM)}$	(Human body model)	JESD22-A114		V	
	Electrostatic discharge voltage	T <sub>A</sub> = +25°C, Conforming to	500	V	
$V_{ESD(CDM)}$	(Charging device model)	JESD22-C101	500		
1	Latab up aurrant	$T_A = +25^{\circ}C$ , Conforming to	100	mΛ	
I <sub>LU</sub>	Latch-up current	JESD78A	100	mA	

#### 5.3.11 I/O port characteristics

#### General input/output characteristics

Unless otherwise specified, the parameters given in Table 9 are derived from tests.

Table 31. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	High level input valtage	V <sub>DD</sub> = 5V	0.7V <sub>DD</sub>		V <sub>DD</sub> +0.3	V
$V_{IH}$	High level input voltage	V <sub>DD</sub> = 3.3V	2		V <sub>DD</sub> +0.3	V
V <sub>IH</sub>	High level input voltage	V <sub>DD</sub> = 2.0V	0.65V <sub>DD</sub>		V <sub>DD</sub> +0.3	V
		V <sub>DD</sub> = 5V	0		0.3V <sub>DD</sub>	V
$V_{IL}$	Low level input voltage	V <sub>DD</sub> = 3.3V	0		0.8	V
		V <sub>DD</sub> = 2.0V	0		0.35V <sub>DD</sub>	V
		V <sub>DD</sub> = 5V	V <sub>DD</sub> -0.8			V
$V_{OH}$	High level output voltage	V <sub>DD</sub> = 3.3V	2.4			V
		V <sub>DD</sub> = 2.0V	V <sub>DD</sub> -0.45			V
		V <sub>DD</sub> = 5V			0.5	V
$V_{OL}$	Low level output voltage	V <sub>DD</sub> = 3.3V			0.4	V
		V <sub>DD</sub> = 2.0V			0.45	V
V <sub>hys</sub>	Schmitt trigger hysteresis <sup>(1)</sup>		0.1V <sub>DD</sub>			V
I <sub>lkg</sub>	Input leakage current <sup>(2)</sup>				±1	μА
$R_{PU}$	Weak pull-up equivalent resistor <sup>(3)</sup>	V <sub>IN</sub> =V <sub>SS</sub>	22		50	kΩ
$R_{PD}$	Weak pull-down equivalent resistor <sup>(3)</sup>	V <sub>IN</sub> =V <sub>DD</sub>	20		100	kΩ
C <sub>IO</sub>	I/O pin capacitance				10	pF

- 1. Schmitt Trigger switching hysteresis voltage level.Data based on design simulation only. Not tested in production.
- 2. The leakage could be higher than the maximum value, if negative current is injected on adjacent pins.
- Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (10% order).

All I/Os are CMOS (no software configuration required). Their characteristics cover more than the strict CMOS-technology.

- For V<sub>IH</sub>:
  - If V<sub>DD</sub> is between [2.50V∼ 3.08V]; use CMOS features.
  - If  $V_{DD}$  is between [3.08V $\sim$  3.60V]; include CMOS.
- For V<sub>IL</sub>:
  - Use CMOS features.

#### **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to ±20mA.

n the user application, the number of I/O pins which can drive current must be limited to

respect the absolute maximum rating specified in 5.2:

- The sum of the currents obtained from V<sub>DD</sub> for all I/O ports, plus the maximum operating current that the MCU obtains on V<sub>DD</sub>, cannot exceed the absolute maximum rating I<sub>VDD</sub>.
- The sum of the currents drawn by all I/O ports and flowing out of V<sub>SS</sub>, plus the maximum operating current of the MCU flowing out on V<sub>SS</sub>, cannot exceed the absolute maximum rating I<sub>VSS</sub>.

#### **Output voltage levels**

Table 32. Output voltage characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>OH</sub>	Output high level voltage	V <sub>DD</sub> = 5V	V <sub>DD</sub> -0.8		V
V <sub>OL</sub>	Output low level voltage	V <sub>DD</sub> = 5V		0.5	V
V <sub>OH</sub>	Output high level voltage	V <sub>DD</sub> = 3.3V	2.4		V
V <sub>OL</sub>	Output low level voltage	V <sub>DD</sub> = 3.3V		0.4	V
V <sub>OH</sub>	Output high level voltage	V <sub>DD</sub> = 2.0V	V <sub>DD</sub> -0.45		V
V <sub>OL</sub>	Output low level voltage	V <sub>DD</sub> = 2.0V		0.45	V

1. Data based on characterization results. Not tested in production.

#### Input/output AC characteristics

The definitions and values of the input and output AC characteristics are given in figure 15 and Table 33, respectively.


Unless otherwise stated, the parameters listed in Table 33 are measured using the ambient temperature and supply voltage in accordance with the condition Table 9.

Table 33. I/O AC characteristics<sup>(1)(3)</sup>

OSPEEDRy	Symbol	Parameter	Conditions	Min	Max	Unit
[1:0] value	Oymbo.	i didiliotoi	Conditions		Mux	
0.4	4	Output fall time	C <sub>L</sub> = 50pF,		44	20
01	$t_{f(IO)out}$	Output fall time	$V_{DD}$ = 2V $\sim 5.5$ V		44	nS
04	4	Output rise time	C <sub>L</sub> = 50pF,		44	nS
01	$t_{r(IO)out}$	Output rise time	$V_{DD}$ = 2V $\sim 5.5$ V		44	113
40	10 t <sub>f(IO)out</sub> Ou	Output fall time	C <sub>L</sub> = 50pF,		24	nS
10			$V_{DD}$ = 2V $\sim 5.5$ V			
40	4	Output rice time	C <sub>L</sub> = 50pF,		24	nS
10	$t_{r(IO)out}$	Output rise time	$V_{DD}$ = 2V $\sim 5.5$ V		24	110
44	1	Output fall time	C <sub>L</sub> = 50pF,		24	0
11 t <sub>f(IO)ot</sub>	$t_{f(IO)out}$	Output fall time	$V_{DD}$ = 2V $\sim 5.5$ V		24	nS
44	4	Output rise time	C <sub>L</sub> = 50pF,		24	-0
11	t <sub>r(IO)out</sub> Output rise tin	Output rise time	$V_{DD}$ = 2V $\sim 5.5$ V		<del>24</del>	nS

OSPEEDRy [1:0] value	Symbol	Parameter	Conditions	Min	Max	Unit
	t <sub>EXTIPW</sub>	Pulse width of external signals detected by the EXTI controller		10		nS

- 1. The speed of the I/O port can be configured via MODEx[1:0]. See the description of the GPIO Port Configuration Register in this chip reference manual.
- 2. Guaranteed by design, not tested in production.



Maximum frequency is achieved if (( $t_r + t_f$ )  $\leq 2/3$ ) $T_r$  and if the duty cycle is (45 ~ 55%) when loaded by  $C_L$ (see the i/O AC characteristics definition)

86830

Figure 15. I/O AC characteristics

#### 5.3.12 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pullup resistor, R<sub>PU</sub>.

Unless otherwise stated, the parameters listed in the table below are measured using the ambient temperature and  $V_{DD}$  supply voltage in accordance with the condition of Table 12.

Table 34. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL(NRST)</sub> <sup>(1)</sup>	NRST input low level voltage	0 0.8		V		
$V_{\text{IH}(\text{NRST})}{}^{(1)}$	NRST input high level voltage		2		5.5	V
$V_{hys(NRST)}$	NRST Schmitt trigger voltage hysteresis			0.1V <sub>DD</sub>		V

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(2)</sup>	V <sub>IN</sub> = V <sub>SS</sub>	22	50		kΩ
$V_{F(NRST)}^{(1)}$	NRST input filtered pulse				3000	ns
V <sub>NF(NRST)</sub> <sup>(1)</sup>	NRST input not filtered pulse		4000			ns

- 1. Data based on design simulation only. Not tested in production.
- 2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (10% order).




Figure 16. Recommended NRST pin protection

- 1. The reset network is to prevent parasitic reset
- 2. The user must ensure that the potential of the NRST pin is below the maximum  $V_{\text{IL}(\text{NRST})}$  listed in Table 34, otherwise the MCU cannot be reset.

#### 5.3.13 Timer characteristics

The parameters given in the following tables are guaranteed by design.

For details on the characteristics of the I/O multiplexing function pins (output compare, input capture, external clock, PWM output), see subsubsec 5.3.11.

Table 35. TIMx<sup>(1)</sup> characteristics

Symbol	Parameter	Conditions	Min	Мах	Unit
$t_{res(TIM)}$	Timer resolution time		1		t <sub>TIMxCLK</sub>
$t_{\rm res(TIM)}$	Timer resolution time	f <sub>TIMxCLK</sub> = 72MHz	10.4		nS

Symbol	Parameter	Conditions	Min	Мах	Unit	
f	Timer external clock		0	f <sub>TIMxCLK</sub>	MHz	
$f_{EXT}$	frequency on CH1 to CH4	$f_{TIMxCLK} =$	0	72	IVIHZ	
		72MHz	O	12		
Res <sub>TIM</sub>	Timer resolution			16	Bit	
+	16-bit timer		1	65536	t <sub>TIMxCLK</sub>	
tcounter	maximum period	$f_{TIMxCLK}72MHz$	0.0104	682	μS	
+	The maximum possible count			65536 × 65536	t <sub>TIMxCLK</sub>	
t <sub>MAX_COUNT</sub>	The maximum possible count	$f_{TIMxCLK}72MHz$		44.7	S	

1. TIMx is a generic name, representing TIM4.

#### 5.3.14 Communication interfaces

#### **I2C** interface characteristics

Unless otherwise specified, the parameters given in Table 36 are derived from tests performed under the ambient temperature, f<sub>PCLK1</sub>frequency and supply voltage conditions summarized in Table 12: General operating conditions.

The I2C interface conforms to the standard I2C communication protocol, but has the following limitations: SDA and SCL are not true pins. When configured as open-drain output, the PMOS transistor between the pin and  $V_{DD}$  Was closed but still exists.

The I2C I/Os characteristics are listed in Table 36, the alternate function characteristics of I/Os (SDA and SCL) refer to subsubsec 5.3.11.

Table 36. I2C characteristics

		Standa	rd I2C <sup>(1)</sup>	Fast I2C (1)(2)		
Symbol	Parameter	Min	Max	Min	Max	Unit
$t_{w(SCLL)}$	SCL clock fall time	4.7		1.3		μS
t <sub>w(SCLH)</sub>	SCL clock rise time	4.0		0.6		μS
t <sub>su(SDA)</sub>	SDA setup time	250		100		
t <sub>h(SDA)</sub>				0 <sup>(4)</sup>	900(3)	
$t_{r(SDA)} t_{r(SDL)}$	SDA and SCL rise time		1000	2.0+0.1C <sub>b</sub>	300	ns
$t_{f(SDA)} t_{f(SDL)}$	SDA and SCL fall time		300		300	
t <sub>h(STA)</sub>	Start condition hold time	4.0		0.6		
t <sub>su(STA)</sub>	Start condition setup time	4.7		0.6		
t <sub>su(STO)</sub>	Stop condition setup time	4.0		0.6		μS
	Time from Stop condition to	4.7		4.0		
$t_{w(STO:STA)}$	Start condition	4.7		1.3		
C <sub>b</sub>	Capacitive load of each bus		400		400	pF

1. Guaranteed by design, not tested in production.

- 2. f<sub>PCLK1</sub>must be at least 3MHz to achieve standard mode I2C frequencies. It must be at least 12MHz to achieve fast mode I2C frequencies.
- 3. The maximum Data hold time has only to be met if the interface does not stretch the low period of SCL signal.
- 4. In order to span the undefined area of the falling edge of SCL, it must ensure that the SDA signal has a hold time of at least 300nS.




Figure 17. I2C bus AC waveform and measurement circuit<sup>(1)</sup>

1. Measurement point is set to the CMOS level: 0.3V<sub>DD</sub> and 0.7V<sub>DD</sub>.

#### **SPI** characteristics

Unless otherwise specified, the parameters given in Table 37 are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in Table 12.

Refer to subsubsec 5.3.11 for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 37. SPI characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
£ 1/4	SPI clock frequency	Master mode	0	36	MHz
$f_{SCK}1/t_{c(SCK)}$		Slave mode	0	18	- IVIHZ

Symbol	Parameter	Conditions	Min	Max	Unit
$t_{r(SCK)}$	SPI clock rise and fall	Load capacitance: C = 30pF		8	no
$t_{\text{f}(\text{SCK})}$	time	Load capacitance. C – Sopr		0	ns
$t_{\text{su}(\text{NSS})}{}^{(2)}$	NSS setup time	Slave mode	4t <sub>PCLK</sub>		ns
$t_{h(NSS)}^{(2)}$	NSS hold time	Slave mode	73		ns
$t_{\text{w(SCKH)}}^{(2)}$ $t_{\text{w(SCKL)}}^{(2)}$	SCK high and low time	Master mode, f <sub>PCLK</sub> = 36MHz, prescale coefficient = 4	50	60	ns
$t_{su(SI)}^{(2)}$	Data input setup time, Slave mode		1		ns
$t_{h(SI)}{}^{(2)} \\$	Data input hold time, Slave mode		3		ns
$t_{a(SO)}^{(2)(3)}$	Data output access time	Slave mode, f <sub>PCLK</sub> = 36MHz, prescale coefficient = 4	0	55	
		Slave mode, f <sub>PCLK</sub> = 24MHz		4t <sub>PCLK</sub>	
$t_{\text{dis}(\text{SO})}^{(2)}$	Data output disable time	Slave mode	10		
t <sub>v(SO)</sub> (2)(1)	Data output valid time	Slave mode (after enable edge)		25	ns
t <sub>v(MO)</sub> (2)(1)	Data output valid time	Master mode (after enable edge)		3	
$t_{h(SO)}^{(2)}$	Data output hold fire a	Slave mode (after enable edge)	25		
t <sub>h(MO)</sub> (2)	Data output hold time	Master mode (after enable	4		
41(MO)		edge)	'		

- 1. Data based on characterization results. Not tested in production.
- 2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
- 3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.




Figure 18. SPI timing diagram-slave mode and CPHA = 0




Figure 19. SPI timing diagram-slave mode and CPHA =  $\mathbf{1}^{(1)}$ 

1. Measurement points are done at CMOS levels:  $0.3\mbox{V}_{\mbox{\scriptsize DD}}$  and  $0.7\mbox{V}_{\mbox{\scriptsize DD}}.$ 




Figure 20. SPI timing diagram-master mode<sup>(1)</sup>

1. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .

#### 5.3.15 12-bit ADC characteristics

Unless otherwise specified, The parameters in the table below are measured using the ambient temperature,  $f_{PCLK2}$  frequency and  $V_{DDA}$  supply voltage in accordance with the conditions of Table 12.

Note: It is recommended to perform a calibration after each power-up

Table 38. ADC characteristics

Symbol	Parameter	Conditions	Min	Туре	Max	Unit
--------	-----------	------------	-----	------	-----	------

- 1. Guaranteed based on test during characterization. Not tested in production.
- 2. Guaranteed by design. Not tested in production.
- 3. In this series of products,  $V_{REF+}$  is internally connected to  $_{DDA}$ ,  $V_{REF-}$  is internally connected to  $_{SSA}$ .

Table 39. Maximum $R_{AIN}$ at $f_{ADC}$ = 15MHz <sup>(1)</sup>	Table 39.	Maximum	RAIN	at fanc	$= 15MHz^{(1)}$	
---	-----------	---------	------	---------	-----------------	--

All ADO				
T <sub>S</sub> (cycles)	<b>t</b> <sub>S</sub> (μ <b>s</b> )	$\mathbf{R}_{AIN}$ max (k $\Omega$ )		

1. Guaranteed by design. Not tested in production.

Table 40. ADC Accuracy - Limit Test Conditions $^{(1)(2)}$ 

Symbol	Parameter	Test Conditions	Туре	Max	Unit
--------	-----------	-----------------	------	-----	------

- ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.
  - Any positive injection current within the limits specified for  $I_{INJ(PIN)}$  and  $\Sigma I_{INJ(PIN)}$  in subsubsec 5.3.12 does not affect the ADC accuracy.
- 2. Guaranteed based on test during characterization. Not tested in production.
- ET = Total unadjusted error: The maximum deviation between the actual and ideal transmission curves.
- EO = Offset error: The deviation between the first actual conversion and the first ideal conversion.
- EG = Gain error: The deviation between the last ideal transition and the last actual transition.
- ED = Differential linearity error: The maximum deviation between the actual step and the ideal value.
- EL = Integral linearity error: The maximum deviation between any actual conversion and the associated line of the endpoint.




Figure 21. Typical connection diagram using the ADC

- 1. See Table 40 for the values of  $R_{\text{AIN}}$ ,  $R_{\text{ADC}}$  and  $C_{\text{ADC}}$ .
- 2.  $C_{parasitic}$  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7pF). A high  $C_{parasitic}$  value will downgrade conversion accuracy. To remedy this,  $f_{ADC}$  should be reduced.

#### PCB design recommendations

The power supply must be connected as shown below. The 10nFcapacitor in the figure must be a ceramic capacitor (good quality), and they should be as close as possible to the MCU chip.




Figure 22. Power supply and reference power supply decoupling circuit

#### 5.3.16 Temperature sensor characteristics

Table 41. Temperature sensor characteristics  $^{(3)}(4)$ 

Symbol	Parameter	Min	Туре	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>SENSE</sub> linearity with respect to				
	temperature		±5		°C
Avg_Slope <sup>(1)</sup>	Average slope	4.571	4.801	5.984	mV/°C
V <sub>25</sub> <sup>(1)</sup>	Voltage at 25°C	1.433	1.451	1.467	V
t <sub>start</sub> (2)	Setup time			10	μ\$
T <sub>S_temp</sub> (2)	ADC sampling time when	10			
	reading temperature	10			μS

- 1. Guaranteed based on test during characterization. Not tested in production.
- 2. Guaranteed by design. Not tested in production.
- 3. The shortest Sampling time can be determined by the application through multiple iterations.
- 4.  $V_{DD} = 3.3V$ .

# 6

## **Package information**

Package information

## 6.1 LQFP64 Package information




Figure 23. LQFP64 - 64-pin low-profile quad flat package outline

- 1. Drawing is not to scale.
- 2. Dimensions are expressed in millimeters.

Table 42. LQFP64 mechanical data

	Millimeters		
Symbol	Min	Тур	Max
A			1.60
A1	0.05		0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18		0.27
b1	0.17	0.20	0.23
С	0.13		0.18
c1	0.12	0.127	0.134
D	11.80	12.00	12.20
D1	9.90	10.00	10.10
E	11.80	12.00	12.20
E1	9.90	10.00	10.10
е		0.50	
L	0.45	0.60	0.75
L1		1.00REF	
L2		0.25BSC	
R1	0.08		
R2	0.08		0.20
S	0.20		
N		Number of pins = 64	

### 6.2 LQFP48 Package information




Figure 24. LQFP48 - 48-pin low-profile quad flat package outline

- 1. Drawing is not to scale.
- 2. Dimensions are expressed in millimeters.

Table 43. LQFP48 mechanical data

Comple el		Millimeters				
Symbol	Min	Тур	Max			
A			1.60			
A1	0.05		0.15			
A2	1.35	1.40	1.45			
A3	0.59	0.64	0.69			
b	0.18		0.27			
b1	0.17	0.20	0.23			
С	0.13		0.18			
c1	0.12	0.127	0.134			

Or make at				
Symbol	Min	Тур	Max	
D	8.80	9.00	9.20	
D1	6.90	7.00	7.10	
E	8.80	9.00	9.20	
E1	6.90	7.00	7.10	
е		0.50		
L	0.45	0.60	0.75	
L1		1.00REF		
L2		0.25BSC		
R1	0.08			
R2	0.08		0.20	
S	0.20			
N		Number of pins = 48		

## 6.3 LQFP32 Package information




Figure 25. LQFP32 - 32-pin low-profile quad flat package outline

- 1. Drawing is not to scale.
- 2. Dimensions are expressed in millimeters.

Table 44. LQFP32 mechanical data

Comple ed		Millimeters				
Symbol	Min	Тур	Max			
A			1.60			
A1	0.05		0.15			
A2	1.35	1.40	1.45			
A3	0.59	0.64	0.69			
b	0.32		0.43			
b1	0.31	0.35	0.39			
С	0.13		0.18			
c1	0.12	0.127	0.134			

Occurate at				
Symbol	Min	Тур	Max	
D	8.80	9.00	9.20	
D1	6.90	7.00	7.10	
E	8.80	9.00	9.20	
E1	6.90	7.00	7.10	
е		0.80		
L	0.45	0.60	0.75	
L1		1.00REF		
L2		0.25BSC		
R1	0.08			
R2	0.08		0.20	
S	0.20			
N		Number of pins = 32		

## 6.4 QFN32 Package information




Figure 26. QFN32 - 32-pin quad flat no-leads package outline

- 1. Drawing is not to scale.
- 2. Dimensions are expressed in millimeters.

Table 45. QFN32 mechanical data

Cumbal	Millimeters			
Symbol	Min	Тур	Max	
А	0.7	0.75	0.80	
A1	0.00	0.02	0.05	
A2	0.50	0.55	0.60	
A3	0.20REF			
b	0.20	0.25	0.30	
D	4.90	5.00	5.10	
Е	4.90	5.00	5.10	
D2	3.40	3.50	3.60	

Ob. al	Millimeters				
Symbol	Min	Тур	Max		
E2	3.40	3.50	3.60		
е		0.5			
Н	0.30REF				
K	0.35REF				
L	0.35	0.40	0.45		
R	0.09				
c1		0.08			
c2		0.08			
N	Number of pins = 32				

7

# **Ordering information**

Ordering information




Figure 27. Ordering information scheme

8

# **Revision history**

Revision history

Table 46. Document revision history

Date	Revision	Changes
2019/09/10	Rev1.00	Initial release.