Datasheet

MM32W3xxBnc

32-bit Micro controller based on ARM Cortex M3

Ver: 1.22_n

Content

List of Figures

List of Tables

1 Introduction

Introduction

1.1 Description

This product is an ultra-low-power single-mode Bluetooth chip with a frequency of 2.4 GHz ISM band and a 2 MHz channel spacing, which complies with the Bluetooth specification. MM32W3xxBnc(named as ”the device” throughout this document) is ARM® Cortex™-M3 32-bit RISC core based micro controller family. The device has high speed embedded memory and the CPU, memory and AHB bus subsystem speed can attain up to 96MHz. The device also has integrated with extensive range of enhanced I/Os, two APB buses peripherals, 2 12-bit ADCs, 2 12-bit DACs, 3 general purpose 16-bit timers, 1 Advanced 16-bit timer, and standard communication interfaces device: 2 I2Cs, 1 SPI, 1 USB, 1 CAN, and 3 UARTs.

The device operates from a 2.3V to 3.6V power supply. They are available in both the -40°C to +85°C temperature range. A comprehensive set of power-saving mode allows the design of low-power applications.

The devices are available in 2 different packages: LQFP64 and LQFP48. Depending on the device chosen, different sets of peripherals are included.

The abundant peripheral configurations enable the device to fit wide range of applications in difference industries, Few examples are as follows:

- Beacon
- Wireless keyboard, mouse
- Industrial applications: industrial remote control, telemetry
- Alarm system, access control system, data acquisition and transmission system
- Portable medical equipment, wearable sports and fitness equipment

1.2 Product Features

- Core and system
  - ARM® Cortex™-M3 CPU
  - Maximum operating frequency is up to 96MHz
  - Built-in nestable vectored interrupt controller (NVIC)
  - System tick timer
  - Support SWD debugging and JTAG boundary scan mode
  - Single instruction cycle 32-bit hardware multiplier

- Memories
  - 128K Bytes of Flash memory
  - 20K Bytes of SRAM
  - Boot loader support Chip Flash and ISP (In-System Programming)
- Single mode BLE RF transceiver
  - Packet processing engine
  - GFSK coding method
  - Internal voltage regulator guarantees PSRR
  - Programmable transmit power range: -28dBm to +4dBm
  - 1Mbps air data transmission
  - Excellent RF link budget: up to -80dBm
- Clock, reset and power management
  - 2.3V to 3.6V application supply
  - Power-on/Power-down reset (POR/PDR), Programmable voltage detector (PVD)
  - External 16MHz high speed crystal oscillator
  - Embedded factory-tuned 48MHz high speed oscillator
  - Embedded 40KHz low speed oscillator
  - PLL supports CPU running at 96MHz
  - External 32.768KHz low speed oscillator
- Low-power
  - Sleep, Stop and Standby modes
  - V_{BAT} supply electricity for the RTC and the backup registers
- 2 12-bit ADCs, 1μS A/D converters (up to 13 channels)
  - Conversion range: 0 to V_{DDA}
  - Support sampling time and resolution configuration
  - On-chip temperature sensor
  - On-chip voltage sensor
- 2 12-bit DACs
- 7 DMA controller
  - Supported peripherals: Timer, ADC, DAC, UART, I2C, SPI, USB and CAN
- Up to 40 fast I/Os:
  - All mappable on 16 external interrupt vectors
  - Partial port can work on 5V
- Debug mode
  - Serial wire debug (SWD) and JTAG interface
- Up to 7 timers
  - 1 16-bit 4-channel advanced-control timer for 4 channels PWM output, with deadtime generation and emergency stop
  - 3 16-bit timer, with up to 4 IC/OC, usable for IR control decoding
  - 2 watchdog timers (independent and window type)
  - SysTick timer: 24-bit downcounter
- Up to 8 Communication interfaces
  - 3 UARTs
  - 2 I2Cs

  - 1 SPI
  - 1 CAN
  - 1 USB
- 96-bit unique ID (UID)
- Packages LQFP64 and LQFP48

For more information about the complete product, refer to Section 2.2 of the data sheet. The relevant information about the Cortex™-M3, please refer to Cortex™-M3 technical reference manual.

2 Specification

Specification

2.1 Device contrast

Table 1. Device features and peripheral counts

Peripheral \ Device		MM32W373PSB	MM32L373PFB	MM32L362PSB	MM32L362PFB
Flash memory -K Bytes		128	128	64	64
SRAM -K Bytes		20	20	20	20
Timers	General purpose (16 bit)	3	3	3	3
	Advanced control	1	1	1	1
Common interfaces	UART	3	3	3	3
	I2C	2	2	2	2
	SPI	1	1	1	1
	USB	1	1	1	1
	CAN	1	1	0	0
GPIOs		40	27	40	27
12-bit ADC (number of channels)		1 13 channels	1 7 channels	1 13 channels	1 7 channels
Max CPU frequency		96 MHz			
Operating voltage		2.3V ~ 3.6V			
Packages		LQFP64	LQFP48	LQFP64	LQFP48

2.2 Summary

2.2.1 ARM® Cortex™-M3 and SRAM

The ARM® Cortex™-M3 is a generation of ARM processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM® Cortex™-M3 processors feature exceptional code-efficiency, delivering the

high performance expected from an ARM core, with memory sizes usually associated with 8- and 16-bit devices.

The devices have embedded ARM core and are compatible with all ARM tools and software.

2.2.2 Memory

128K Bytes of embedded Flash memory.

2.2.3 SRAM

20K Bytes of embedded SRAM.

2.2.4 Clocks and startup

When the system is powered up, the default clock is from PLL with the resource from HSE 48 MHz oscillator. An external 8 ~ 24 MHz clockcan also be configured to monitor the system during power up phases. If the system fails at power up, then the device will switch back to HSI clock directly. At the same time, a software interrupt can also be generated if it is enabled.

Several prescalers allow the application to configure the frequency of the AHB and the APB domains. The maximum frequency of the AHB and the APB domains is 96MHzz.Refer to figure 3 for the clock drive block diagram.



Figure 1. Clock tree

2.2.5 Cyclic Redundancy Check (CRC)

The CRC (Cyclic Redundancy Check) calculation unit uses a fixed polynomial generator to generate a CRC code from a 32-bit data word.

In many applications, CRC-based techniques are used to verify the consistency of data transmission or storage. Within the scope of the EN/IEC 60335-1 standard, it provides a means of detecting flash memory errors that can be used to compute the signature of the software in real time and to compare the generated signatures when linking and generating the software.

2.2.6 Nested vectored interrupt controller (NVIC)

The device embeds a nested vectored interrupt controller and is able to handle up to 68 maskable interrupt channels (not including the 16 interrupt lines of Cortex™-M3) with 16 priority levels.

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

2.2.7 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of many edge detector lines are used to generate interrupt/event requests for waking up the system. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the internal APB2 clock period. All GPIOs can be connected to the 16 external interrupt lines.

2.2.8 Boot modes

At startup, the boot pin and boot selector option bit are used to select one of the three boot options：

- Boot from User Flash memory
- Boot from System Memory
- Boot from embedded SRAM

The boot loader is located in System Memory. It is used to reprogram the Flash memory by using UART1.

2.2.9 Power supply schemes

- V_{DD} = 2.3V ~ 3.6V: external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} = 2.5V ~ 5.5V: external analog power supply for ADC, reset blocks, oscillators and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}.
- V_{BAT} = 1.8V ~ 5.5V：power supply for RTC, external clock 32 KHz oscillator and backup registers (through power switch) when V_{DD} is not present.

2.2.10 Power supply supervisors

The device has integrated power-on reset (POR) and power-down reset (PDR) circuits. They are always active, and ensure proper operation above a threshold of 1.8V. The device remains in reset mode when the monitored supply voltage is below a specified

threshold $V_{POR/PDR}$, without the need for an external reset circuit.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PVD} threshold. An interrupt can be generated when VDD drops below the V_{PVD} threshold and/or when VDD is higher than the V_{PVD} threshold.The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

2.2.11 Voltage regulator

The voltage regulator converts the external voltage to the internal digital logic and it is always enabled after reset.

2.2.12 Low-power modes

The device support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources.

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Stop mode

Stop mode achieves very low power consumption while retaining the content of SRAM and registers. the HSI and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low power mode.

Standby mode

Standby mode achieves the lowest power consumption of the system. This mode turns off the voltage regulator in CPU deep sleep mode. The entire 1.5V power supply area is powered down. PLL、HSI and HSE oscillators are also powered down. SRAM and register contents are missing. Only the backup registers and standby circuits remain powered.

2.2.13 Direct memory access controller (DMA)

The 7-channel general-purpose DMAs manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA supports circular buffer management, removing the need for user code intervention when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

DMA can be used with the main peripherals: UART、I2C、SPI、DAC、USB、CAN、ADC general-purpose and advanced-control timers TIMx.

2.2.14 real-time clock register (RTC)

The real time clock is an independent timer. The RTC module has a set of counters that count continuously and provides the clock calendar function in the appropriate software configuration. Modify the value of the counter to reset the current time and date of the system. The RTC module and the clock configuration system (RCC_BDCR register) are in the backup area, ie the RTC settings and time remain unchanged after a system reset or wake-up in standby mode.

2.2.15 Backup register (BKP)

The backup registers are ten 16-bit registers used to store 20 bytes of user application data when V_{DD} power is not present. They are still powered by V_{BAT}. They are also not reset when the system is woken up in standby mode, or when the system is reset or power is reset.

2.2.16 Timers and watchdogs

Medium capacity device include 1 advanced control、3 general-purpose timers 、2 watch-dog timers and 1 SysTick timer.

The following table compares the features of the different timers:

Table 2. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/-compare channels	Complem-entary outputs
Advanced control	TIM1	16-bit	Up, down, up/down	integer from 1 to 65536	Yes	4	Yes
General purpose	TIM2	16-bit	Up, down, up/down	integer from 1 to 65536	Yes	4	No
	TIM3	16-bit	Up, down, up/down	integer from 1 to 65536	Yes	4	No
	TIM4	16-bit	Up	integer from 1 to 65536	Yes	4	No

Advanced-control timer (TIM1)

The advanced-control timer can be seen as a three-phase PWM multiplexed on six channels. It has complementary PWM outputs with programmable inserted dead times. It can

also be seen as a complete general-purpose timer. The four independent channels can be used for：

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes)
- One-pulse mode output

If configured as a standard 16-bit timer, it has the same features as the TIMx timer. If configured as the 16-bit PWM generator, it has full modulation capability (0 ～ 100%).

In debug mode, the counter can be frozen and the PWM output is disabled to cut off the switches controlled by these outputs.

Many features are shared with those of the standard timers which have the same architecture. The advanced control timer can therefore work together with the other timers via the Timer Link feature for synchronization or event chaining.

General-purpose timers (TIMx)

There are 3 synchronizable general-purpose timers (TIM2、TIM3 、TIM4).

General-purpose timers 16-bit

TIM3

‘The timer is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. The feature is 4 independent channels each for input capture/output compare, PWM or one-pulse mode output.

The timer can work together or with the TIM1 advanced-control timer via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs. They all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

Independent watchdog (IWDG)

The independent watchdog is based on an 8-bit prescaler and 12-bit downcounter with user-defined refresh window. It is clocked from an independent 40 KHz internal oscillator and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

System window watchdog (WWDG)

The system window watchdog is based on a 7-bit downcounter that can be set as free

running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the APB clock (PCLK). It has an early warning interrupt capability and the counter can be frozen in debug mode.

SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

2.2.17 Universal asynchronous receiver/transmitter (UART)

UART provides hardware management of the CTS, RTS.

Support LIN master-slave function.

All UART interface can be served by the DMA controller.

2.2.18 I2C interface

The I2C interface can operate in multimaster or slave modes. It can support Standard mode,and Fast Mode.

It supports 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (two addresses, one with configurable mask).

2.2.19 Serial peripheral interface (SPI)

The SPI interface, in slave or master mode, can be configured to 1 ~ 32 bits per frame.

All SPI interface can be served by the DMA controller.

2.2.20 Universal serial bus (USB)

The microcontroller embeds a USB device peripheral compatible with the USB full-speed 12 Mbs. The USB interface implements a full-speed (12 Mbit/s) function interface.The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator).

2.2.21 Controller area network (CAN)

The CAN is compliant with specifications 2.0 A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers.

2.2.22 General-purpose inputs/outputs (GPIO)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. The I/O configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

2.2.23 Analog-to-digital converter (ADC)

The two 12-bit analog-to-digital converters embedded into microcontrollers and the ADC shares up to 10 external channels, performing conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs. The ADC can be served by the DMA controller.

The analog watchdog function allows very precise monitoring of all the way, multiple or all selected channels, and an interruption occurs when the monitored signal exceeds the preset threshold. The events generated by the general-purpose timers (TIMx) and the advanced-control timer (TIM1) can be internally connected to the ADC start trigger to allow the application to synchronize A/D conversion and timers.

2.2.24 Digital -to- analog converter (DAC)

Digital-to-analog conversion module (DAC) is a 12-bit digital input, voltage output digital-to-analog converter. The DAC can be configured in either 8-bit or 12-bit mode, or with the DMA controller. When the DAC is operating in 12-bit mode, the data can be set to left-justified or can be set to right-justified. The DAC has two output channels, each channel has a separate converter that can operate in dual DAC mode. In this mode, the output of two channels can be updated synchronously, and the conversion of the two channels can be performed simultaneously or separately.

This dual digital Interface supports the following features：

- two DAC converters: one for each output channel
- 8-bit or 12-bit monotonic output
- left or right data alignment in 12-bit mode
- synchronized update capability
- noise-wave generation
- triangular-wave generation
- dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- external triggers for conversion

2.2.25 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The temperature sensor is internally connected to the input channel which is used to con-

vert the sensor output voltage into a digital value.

2.2.26 Serial single line SWD debug port (SW-DP)

Built-in ARM two-wire serial debug port (SW-DP) and Single line (JTAG).

An ARM SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.

2.2.27 Bluetooth Low Energy Broadcast

The chip integrates the Bluetooth specification and RF transceiver and is compatible with the 2.4GHz ISM band defined by the International Telecommunications Union Radiocommunication Bureau.

After the chip is powered, the RF transceiver can be wirelessly transceived by simply building a simple peripheral component. It offers an excellent RF link budget of up to -80dBm with a shutdown current of less than 250uA for the entire chip.



Figure 2. Block diagram



Figure 3. Clock tree

3 Pin definition

Pin definition



Figure 4. LQFP64 packet pinout



Figure 5. LQFP48 packet pinout

Table 3. Pin definitions

Pin number		Pin name	Type(1)	I/O structure(2)	Main function	Alternate functions	Additional functions
LQFP64	LQFP48						
1	1	V_{BAT}	S	-	V_{BAT}	-	-
2	2	PC13-TAMPER-RTC	I/O	-	PC13	TAMPER-RTC	-
3	3	PC14-OSC32_IN	I/O	-	PC14	OSC32_IN	-
4	4	PC15-OSC32_OUT	I/O	-	PC15	OSC32_OUT	-
5	5	PD0-OSC_IN	I	-	OSC_IN	-	-
6	6	PD1-OSC_OUT	O	-	OSC_OUT	-	-
7	7	NRST	I/O	-	NRST	-	-
8	-	PC0	I/O	-	PC0	ADC2_VIN[2]	-
9	-	PC1	I/O	-	PC1	ADC2_VIN[3]	-
10	-	RF_XO	I/O	-	RF_XO	-	-

Pin number		Pin name	Type(1)	I/O structure(2)	Main function	Alternate functions	Additional functions
LQFP64	LQFP48						
11	-	RF_XI	I/O	-	RF_XI	-	-
12	8	VSSA	S	-	VSSA	-	-
13	9	VDDA	S	-	VDDA	-	-
14	10	PA0-WKUP	I/O	-	PA0	ADC1_VIN[0]/ WKUP/ UART2_CTS/ TIM2_CH1_ETR	-
15	11	VDD	S	-	RF_AVDD	-	-
16	12	PA2	I/O	-	PA2	ADC1_VIN[2]/ UART2_TX/ TIM2_CH3	-
17	13	PA3	I/O	-	PA3	ADC1_VIN[3]/ UART2_RX/ TIM2_CH4	-
18	-	VSS	S	-	VSS	-	-
19	-	VDD	S	-	VDD	-	-
20	14	PA4	I/O	-	PA4	ADC1_VIN[4]/ DAC1_OUT/ SPI1_NSS	-
21	15	PA5	I/O	-	PA5	ADC1_VIN[5]/ DAC2_OUT/ SPI1_SCK	-
22	16	PA6	I/O	-	PA6	ADC1_VIN[6]/ SPI1_MISO/ TIM3_CH1	TIM1_BKIN
23	17	PA7	I/O	-	PA7	ADC1_VIN[7]/ SPI1_MOSI/ TIM3_CH2	TIM1_CH1N
24	-	PC4	I/O	-	PC4	ADC2_VIN[6]	-
25	-	PC5	I/O	-	PC5	ADC2_VIN[7]	-
26	18	PB0	I/O	-	PB0	ADC2_VIN[0]/ TIM3_CH3	TIM1_CH2N
27	19	PB1	I/O	-	PB1	ADC2_VIN[1]/ TIM3_CH4	TIM1_CH3N
28	20	PB2	I/O	FT	PB2/ BOOT1	-	-
29	21	PB10	I/O	FT	PB10	I2C2_SCL/ UART3_TX	TIM2_CH3

Pin number		Pin name	Type(1)	I/O structure(2)	Main function	Alternate functions	Additional functions
LQFP64	LQFP48						
30	22	PB11	I/O	FT	PB11	I2C2_SDL/ UART3_RX	TIM2_CH4
31	23	VSS	S	-	VSS	-	-
32	24	ANTP	-	-	ANTP	-	-
33	25	PB12	I/O	FT	PB12	SPI2_NSS/ I2C2_SMBAI/ TIM1_BKIN	-
34	26	PB13	I/O	FT	PB13	SPI2_SCK/ UART3_CTS/ TIM1_CH1N	-
35	27	PB14	I/O	FT	PB14	SPI2_MISO/ UART3_RTS/ TIM1_CH2N	-
36	28	PB15	I/O	FT	PB15	SPI2_MOSI/ TIM1_CH3N	-
37	-	PC6	I/O	FT	PC6	-	TIM3_CH1
38	-	PC7	I/O	FT	PC7	-	TIM3_CH2
39	-	PC8	I/O	FT	PC8	-	TIM3_CH3
40	-	PC9	I/O	FT	PC9	-	TIM3_CH4
41	29	PA8	I/O	FT	PA8	TIM1_CH1/ MCO	-
42	30	PA9	I/O	FT	PA9	UART1_TX/ TIM1_CH2	-
43	31	PA10	I/O	FT	PA10	UART1_RX/ TIM1_CH3	-
44	32	PA11	I/O	FT	PA11	UART1_CTS/ USBDM/ CAN_RX/ TIM1_CH4	-
45	33	PA12	I/O	FT	PA12	UART1_RTS/ USBDP/ CAN_TX/ TIM1_ETR	-
46	34	PA13	I/O	FT	JTM/ SWDIO	-	PA13
47	35	VSS	S	-	VSS	-	-
48	36	VDD	S	-	VDD	-	-

Pin number		Pin name	Type(1)	I/O structure(2)	Main function	Alternate functions	Additional functions
LQFP64	LQFP48						
49	37	PA14	I/O	FT	JTCK/ SWCLK	-	PA14
50	38	PA15	I/O	FT	JTDI	-	PA15/ TIM2_CH1_ETR/ SPI1_NSS
51	-	PC10	I/O	FT	PC10	-	UART3_TX
52	-	PC11	I/O	FT	PC11	-	UART3_RX
53	-	PC12	I/O	FT	PC12	-	-
54	-	NC	S	FT	NC	-	-
55	39	NC	S	FT	NC	-	-
56	40	PB4	I/O	FT	-	-	SPI1_MISO
57	41	NC	S	FT	NC	-	-
58	42	PB6	I/O	FT	PB6	I2C1_SCL/ TIM4_CH1	UART1_TX
59	43	PB7	I/O	FT	PB7	I2C1_SDA/ TIM4_CH2	UART1_RX
60	44	BOOT0	I	-	BOOT0	-	-
61	45	RF_MISO	I/O	-	RF_MISO	-	-
62	46	VDD1V2	S	-	RF_VDD1V2	-	-
63	47	IRQ	S	-	RF_IRQ	-	-
64	48	VDD	S	-	VDD	-	-

1. I = input, O = output, S = power supply, HiZ = high resistance.
2. FT: 5V tolerant, Input signal should be between VDD and 5V.

4 Memory mapping

Memory mapping

Table 4. memory mapping

Bus	Boundaryaddress	Size	Peripheral	Notes
Flash	0x0000 0000 - 0x0001 FFFF	128KB	Main flash memory, system memory, or SRAM, depends on the configuration of BOOT	
	0x0002 0000 - 0x07FF FFFF	~128KB	Reserved	
	0x0800 0000 - 0x0801 FFFF	128KB	Main Flash memory	
	0x0802 0000 - 0x0FFF FFFF	~128KB	Reserved	
	0x1000 0000 - 0x1000 1FFF	8KB	Reserved	
	0x1000 2000 - 0x1FFD FFFF	~256KB	Reserved	
	0x1FFE 0000 - 0x1FFE 01FF	0.5KB	Protect byte	
	0x1FFE 0200 - 0x1FFE 0FFF	3KB	Reserved	
	0x1FFE 1000 - 0x1FFE 1BFF	3KB	Security space	
	0x1FFE 1C00 - 0x1FFF F3FF	~256KB	Reserved	
	0x1FFF F400 - 0x1FFF F7FF	1KB	System memory	
	0x1FFF F800 - 0x1FFF F80F	16KB	Option bytes	
	0x1FFF F810 - 0x1FFF FFFF	~2KB	Reserved	
SRAM	0x2000 0000 - 0x2000 4FFF	20KB	SRAM	
	0x2000 5000 - 0x3FFF FFFF	~512MB	Reserved	
APB1	0x4000 0000 - 0x4000 03FF	1KB	TIM2	
	0x4000 0400 - 0x4000 07FF	1KB	TIM3	
	0x4000 0800 - 0x4000 0BFF	1KB	TIM4	
	0x4000 0C00 - 0x4000 27FF	7KB	Reserved	
	0x4000 2800 - 0x4000 2BFF	1KB	RTC	
	0x4000 2C00 - 0x4000 2FFF	1KB	WWDG	
	0x4000 3000 - 0x4000 33FF	1KB	IWWDG	
	0x4000 3400 - 0x4000 37FF	1KB	Reserved	
	0x4000 3800 - 0x4000 3BFF	1KB	SPI2	
	0x4000 3C00 - 0x4000 43FF	2KB	Reserved	
	0x4000 4400 - 0x4000 47FF	1KB	UART2	
	0x4000 4800 - 0x4000 4BFF	1KB	UART3	
	0x4000 4C00 - 0x4000 53FF	2KB	Reserved	
	0x4000 5400 - 0x4000 57FF	1KB	I2C1	

Bus	Boundaryaddress	Size	Peripheral	Notes
APB1	0x4000 5800 - 0x4000 5BFF	1KB	I2C2	
	0x4000 5C00 - 0x4000 5FFF	1KB	USB	
	0x4000 6000 - 0x4000 63FF	1KB	Reserved	
	0x4000 6400 - 0x4000 67FF	1KB	CAN	
	0x4000 6800 - 0x4000 6BFF	1KB	Reserved	
	0x4000 6C00 - 0x4000 6FFF	1KB	BKP	
	0x4000 7000 - 0x4000 73FF	1KB	PWR	
	0x4000 7400 - 0x4000 77FF	1KB	DAC	
	0x4000 7800 - 0x4000 FFFF	34KB	Reserved	
APB2	0x4001 0000 - 0x4001 03FF	1KB	AFIO	
	0x4001 0400 - 0x4001 07FF	1KB	EXTI	
	0x4001 0800 - 0x4001 0BFF	1KB	GPIOA	
	0x4001 0C00 - 0x4001 0FFF	1KB	GPIOB	
	0x4001 1000 - 0x4001 13FF	1KB	GPIOC	
	0x4001 1400 - 0x4001 17FF	1KB	GPIOD	
	0x4001 1800 - 0x4001 1BFF	1KB	Reserved	
	0x4001 1C00 - 0x4001 23FF	2KB	Reserved	
	0x4001 2400 - 0x4001 27FF	1KB	ADC1	
	0x4001 2800 - 0x4001 2BFF	1KB	ADC2	
	0x4001 2C00 - 0x4001 2FFF	1KB	TIM1	
	0x4001 3000 - 0x4001 33FF	1KB	SPI1	
	0x4001 3400 - 0x4001 37FF	1KB	Reserved	
	0x4001 3800 - 0x4001 3BFF	1KB	UART1	
	0x4001 3C00 - 0x4001 3FFF	1KB	Reserved	
	0x4001 4000 - 0x4001 43FF	1KB	Reserved	
	0x4001 4400 - 0x4001 47FF	1KB	Reserved	
	0x4001 4800 - 0x4001 4BFF	1KB	Reserved	
	0x4001 4C00 - 0x4001 FFFF	32KB	Reserved	
AHB	0x4002 0000 - 0x4002 03FF	1KB	DMA	
	0x4002 0400 - 0x4002 0FFF	3KB	Reserved	
	0x4002 1000 - 0x4002 13FF	1KB	RCC	
	0x4002 1400 - 0x4002 1FFF	3KB	Reserved	
	0x4002 2000 - 0x4002 23FF	1KB	Flash interface	
	0x4002 2400 - 0x4002 2FFF	3KB	Reserved	
	0x4002 3000 - 0x4002 33FF	1KB	CRC	
	0x4002 3400 - 0x4002 5FFF	11KB	Reserved	

5 Electrical characteristics

Electrical characteristics

5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

5.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed with an ambient temperature at T_A = 25°C, V_{DD} = 3.3V.

5.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25°C and V_{DD} = 3.3V. They are given only as design guidelines and are not tested.

5.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

5.1.4 Loading capacitor

The load conditions used for pin parameter measurement are shown in the figure below.



Figure 6. Pin loading conditions

5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is shown in the figure below.



Figure 7. Pin input voltage

5.1.6 Power supply scheme

The power supply design scheme is shown in the figure below.



Figure 8. Power supply scheme

5.1.7 Current consumption measurement

The measurement of the current consumption on the pin is shown in the figure below.



Figure 9. Current consumption measurement scheme

5.2 RF general characteristics



Figure 10. RF performance parameters

Table 5. RF general characteristics

Label	Parameter	Test Conditions	Minimum value	Typical value	Maximum	Unit
FREQ	Frequency change	V_{DD} = 3.0V，T_A = 25°C	2400		2483.5	MHz
FC	Channel spacing	V_{DD} = 3.0V，T_A = 25°C		2		MHz
RFch	RF channel center	V_{DD} = 3.0V，T_A = 25°C	2402		2480	MHz

5.3 RF transmitter characteristics

Table 6. RF Transmitter Characteristics Table

Label	Parameter	Test Conditions	Minimum value	Typical value	Maximum	Unit
MOD	Modulation	GFSK				
BT	Bandwidth			0.5		
M_{index}	Modulation index		0.45	0.5	0.55	
DR	Air transmission index			1		Mbps
P_{max}	Maximum transmission power				+4	dBm
P_{BW1M}	6dB bandwidth modulated carrier (1Mbps)		500			KHz
P_{SPUR}	Spurious emission				-41	dBm
CF_{dev}	Center frequency offset				±150	KHz
$Freq_{drift}$	Frequency drift				±50	KHz
$IFreq_{drift}$	Initial carrier frequency drift				±20	KHz

5.4 RF receiver characteristics

Table 7. RF receiver characteristics

Label	Parameter	Test Conditions	Minimum value	Typical value	Maximum	Unit
RX_{SENS}	Receiving sensitivity	BER < 0.1%		-80		dBm

5.5 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in Tables(Table 8、Table 9、Table 10) may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 8. Voltage characteristics

Symbol	Definition	Min	Max	Unit
V_{DD} - V_{SS}	External main supply voltage(including V_{DDA} and V_{SSA})(1)	- 0.3	5.5	V
V_{IN}	Input voltage on FT and FTf pins(2)	V_{SS} - 0.3	5.5	
	Input voltage on other pins(2)	V_{SS} - 0.3	5.5	
$\|\triangle V_{DDx}\|$	Variations between different V_{DD} power pins		50	mV
$\|V_{SSx} - V_{SS}\|$	Variations between all the different ground pins		50	

1. All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
2. V_{IN} maximum must always be respected. Refer to Table below for maximum allowed injected current values.

Table 9. Current characteristics

Symbol	Definition	Max	Unit
I_{VDD}	Total current into sum of all V_{DD}/V_{DDA} power lines(source)(1)	150	mA
I_{VSS}	Total current out of sum of all V_{SS} ground lines(sink)(1)	150	mA
I_{IO}	Output current sunk by any I/O and control pin	20	mA
I_{IO}	Output current source by any I/O and control pin	-18	mA
$I_{INJ(PIN)}$ (2)(3)	Injected current on NRST pins	±5	mA
$I_{INJ(PIN)}$ (2)(3)	Injected current on OSC_IN pin of HSE and OSC_IN pin of LSE	±5	mA
$I_{INJ(PIN)}$ (2)(3)	Injected current on other pins(4)	±5	mA
$\Sigma I_{INJ(PIN)}$ (2)	Total injected current(sum of all I/O and control pins)(4)	±25	mA

1. All main power(V_{DD}, V_{DDA}) and ground(V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
2. $I_{INJ(PIN)}$ cannot exceed its limit, that is, to ensure that the V_{IN} does not exceed its maximum value. If V_{IN} does not guarantee that its maximum value is not exceeded, ensure that $I_{INJ(PIN)}$ does not exceed its maximum value under external restrictions. When $V_{IN} > V_{DD}$, there is a forward injection current; when $V_{IN} < V_{SS}$, there is a reverse injection current.
3. Negative injection disturbs the analog performance of the device.
4. When several inputs are submitted to a current injection, the maximum $I_{INJ(PIN)}$ is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 10. Thermal characteristics

Symbol	Definition	Max	Unit
T_{STG}	Storage temperature range	- 45 ~ + 150	°C
T_J	Maximum junction temperature	125	°C

5.6 Operating conditions

5.6.1 General operating conditions

Table 11. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f_{HCLK}	Internal AHB clock frequency		0	96	MHz
f_{PCLK1}	Internal APB1 clock frequency		0	f_{HCLK}	
f_{PCLK2}	Internal APB2 clock frequency		0	f_{HCLK}	
V_{DD} (1)	Standard operating voltage		2.0	5.5	V
V_{DDA}	Analog operating voltage	Must be the same voltage as V_{DD} (1)	2.5	5.5	V
V_{BAT}	Backup part of working voltage		1.8	5.5	V
P_D	Power dissipation temperature: T_A = 85°C(2)	LQFP64		203	mW
		LQFP48			
		LQFP32/QFN32			
T_A	Ambient temperature: T_A=85°C	Maximum power dissipation	-40	85	°C
		Low power dissipation(3)	-40	105	
	Ambient temperature: T_A=105°C	Maximum power dissipation	-40	105	°C
		Low power dissipation(3)	-40	125	

1. It is recommended to use the same power supply for V_{DD} and V_{DDA}, the maximum permissible difference between V_{DD} and V_{DDA} is 300mVduring power up and normal operation.
2. If T_A is low, higher P_D values are allowed as long as T_J does not exceed T_{Jmax} (See subsec 5.1).
3. In low power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} (See subsec 5.1).

5.6.2 Operating conditions at power-up/power-down

The parameters given in the table below are based on tests under normal operating conditions.

Table 12. Operating conditions at power-up/power-down

Symbol	Parameter	Conditions	Min	Max	Unit
t_{VDD}	V_{VDD}rise time rate	T_A = 27°C	100	∞	μS/V
	V_{VDD}fall time rate		100	∞	

5.6.3 Embedded reset and power control block characteristics

The parameters given in the table below are based on the ambient temperature and the V_{DD} supply voltage listed in Table 11.

Table 13. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{PVD}	Level selection of programmable voltage detectors	PLS[3：0]=0000 (Rising edge)	1.813	1.819	1.831	V
		PLS[3：0]=0000 (Falling edge)		1.705		V
		PLS[3：0]=0001 (Rising edge)	2.112	2.116	2.124	V
		PLS[3：0]=0001 (Falling edge)		2.0		V
		PLS[3：0]=0010 (Rising edge)	2.411	2.414	2.421	V
		PLS[3：0]=0010 (Falling edge)		2.297		V
		PLS[3：0]=0011 (Rising edge)	2.711	2.714	2.719	V
		PLS[3：0]=0011 (Falling edge)		2.597		V
		PLS[3：0]=0100 (Rising edge)	3.011	3.013	3.018	V
		PLS[3：0]=0100 (Falling edge)		2.895		V
		PLS[3：0]=0101 (Rising edge)	3.311	3.313	3.317	V
		PLS[3：0]=0101 (Falling edge)		3.194		V
		PLS[3：0]=0110 (Rising edge)	3.611	3.613	3.616	V
		PLS[3：0]=0110 (Falling edge)		3.494		V
		PLS[3：0]=0111 (Rising edge)	3.91	3.913	3.916	V
		PLS[3：0]=0111 (Falling edge)		3.793		V
		PLS[3：0]=1000 (Rising edge)	4.21	4.212	4.215	V
		PLS[3：0]=1000 (Falling edge)		4.092		V
		PLS[3：0]=1001 (Rising edge)	4.51	4.512	4.515	V
		PLS[3：0]=1001 (Falling edge)		4.391		V
		PLS[3：0]=1010 (Rising edge)	4.809	4.811	4.813	V
		PLS[3：0]=1010 (Falling edge)		4.69		V
$V_{PVDhyst}$(2)	PVD hysteresis			100		mV
$V_{POR/PDR}$	Power on/down reset threshold	Falling edge	1.63(1)	1.66	1.68	V
		Rising edge		1.75		V

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{PDRhys} (2)	PDR hysteresis			90.9		mV
$T_{RSTTEMPO}$ (2)	Reset duration			20		ms

1. The product behavior is guaranteed by design down to the minimum value $V_{POR/PDR}$.
2. Guaranteed by design, not tested in production.

Note: The reset duration is measured from power-on (POR reset) to the time when the user application code reads the first instruction.

5.6.4 Embedded internal reference voltage

The parameters given in the table below are based on the ambient temperature and the V_{DD} supply voltage listed in Table 11.

Table 14. Embedded internal reference voltage(1)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{REFINT}	Internal reference voltage	-40°C < T_A < +105°C		1.2		V
		-40°C < T_A < +85°C		1.2		V
$T_{S\_vrefint}$ (1)	ADC sampling time when reading the internal reference voltage		10			µS

1. Shortest sampling time can be determined in the application by multiple iterations.

5.6.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

All Run-mode current consumption measurements given in this section are performed with a reduced code.

Maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode, and are connected to a static level —- V_{DD} or V_{SS} (no load)
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted to the f_{HCLK} (0 ~ 24 MHz is 0 waiting period , 24 ~ 48 MHz is 1 waiting period, 48 ~ 72 MHz is 2 waiting period, 72 ~ 96 MHz is 3 waiting period).
- The instruction prefetching function is on. When the peripherals are enabled：

$f_{PCLK1} = f_{HCLK}$.

Note：The instruction prefetching function must be set before setting the clock and bus divider.

The parameters given in the table (Table 15、Table 16、Table 17) are based on the ambient temperature and the V_{DD} supply voltage listed in Table 11 .

Table 15. Typical current consumption in Run mode, code executing from Flash memory

Symbol	Parameter	Conditions	f_{HCLK}	Typ(1)		Unit
				All peripherals enabled(2)	All peripherals disabled	
I_{DD}	Supply current in run mode	External clock(2)	96MHz	26.23	15.2	mA
			72MHz	20.52	12.19	
			48MHz	14.71	9.13	
			36MHz	11.76	7.58	
			24MHz	8.84	6.03	
I_{DD}	Supply current in run mode	External clock(2)	8MHz	4.1	3.14	

1. The typical value is tested at T_A = 25°C.Guaranteed by design, not tested in production.
2. External clock is 8MHz, when f_{HCLK} > 8MHz enable PLL.

Table 16. Typical current consumption in Sleep mode, code executing from Flash memory or RAM

Symbol	Parameter	Conditions	f_{HCLK}	Typ(1)		Unit
				All peripherals enabled(2)	All peripherals disabled	
I_{DD}	Supply current in Sleep mode	External clock(2)	96MHz	22.41	10.92	mA
			72MHz	17.57	8.96	
			48MHz	12.68	6.96	
			36MHz	10.29	5.95	
			24MHz	7.79	4.9	
			8MHz	3.46	2.8	

1. The typical value is tested at T_A = 25°C.From a comprehensive evaluation, it is tested in terms of V_{DDmax} and $f_{HCLKmax}$ enable peripherals in production.
2. External clock is 8MHz, when f_{HCLK} > 8MHz enable PLL.

Table 17. Maximum current consumption in Stop and Standby mode, code executing from Flash memory

Symbol	Parameter	Conditions	Max	Unit
			T_A=25°C	
I_{DD}	Supply current in Stop mode	Enter the stop mode after reset, V_{DD} = 3.3V	402	μA

Symbol	Parameter	Conditions	Max	Unit
			T_A=25°C	
	Supply current in Standby mode	Enter the standby mode after reset, V_{DD} = 3.3V	0.4	μA
I_{DD_VBAT}	Supply current in the backup area	Low speed oscillator and RTC are on, V_{DD}/V_{BAT} = 3.3V	0.2	

1. I/O status is analog input.



Figure 11. Typical current consumption in standby mode vs. temperature at V_{DD} = 3.3V

Typical current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input configuration, and are connected to a static level —- V_{DD} or V_{SS} (no load).
- All the peripherals are closed, unless otherwise specified.
- The Flash memory access time is adjusted to the f_{HCLK} (0 ~ 24 MHz is 0 waiting period ,24 ~ 48 MHzis 1 waiting period, 48 ~ 72 MHzis 2 waiting period, 72 ~ 96 MHzis 3 waiting period).
- The ambient temperature and V_{DD} supply voltage conditions are summarized in Table 11.
- The instruction prefetching function is on. When the peripherals are enabled：f_{PCLK1} = f_{HCLK}.

Note: The instruction prefetch function must be set before the clock is set and the bus is divided.

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in Table 18. The MCU is placed under the following conditions:

- All I/O pins are in analog input mode, and are connected to a static level —- V_{DD} or V_{SS} (no load) .
- All peripherals are disabled except when explicitly mentioned.
- The given value is calculated by measuring the current consumption.
  - with all peripherals clocked OFF
  - with only one peripheral clocked on
- Ambient operating temperature and supply voltage conditions V_{DD} summarized in Table 11.

Table 18. On-chip peripheral current consumption(1)

Peripheral		Typical consumption at 25 °C	Unit	Peripheral		Typical consumption at 25 °C	Unit
APB1	TIM2	0.098	mA	APB2	GPIOA	0.045	mA
	TIM3	0.062			GPIOB	0.046	
APB1	TIM4	0.055	mA	APB2	GPIOC	0.052	mA
	SPI2	0.133			GPIOD	0.046	
	UART2	0.077			ADC1	0.051	
	UART3	0.078			ADC2	0.052	
	I2C1	0.132			TIM1	0.121	
	I2C2	0.134			SPI1	0.122	
	USB	0.058			UART1	0.078	
	CAN	0.033					

1. f_{HCLK} = 96MHz, f_{APB1} = f_{HCLK}/2, f_{APB2} = f_{HCLK}, the prescale coefficient for each device is the default value.

5.6.6 External clock source characteristics

High-speed external user clock generated from an external source

The characteristic parameters given in the following table are measured using a high-speed external clock source, ambient temperature and power supply voltage meet the conditions of General operating conditions.

Table 19. High-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{HSE_ext}	User external clock source frequency(1)		2	8	24	MHz

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{HSEH}	OSC_IN input pin high level voltage		$0.7V_{DD}$		V_{DD}	V
V_{HSEL}	OSC_IN input pin low level voltage		V_{SS}		$0.3V_{DD}$	
$t_{w(HSE)}$	OSC_IN high or low time(1)		16			nS
$t_{r(HSE)}$ $t_{f(HSE)}$	OSC_IN rise or fall time(1)				20	
$C_{in(HSE)}$	OSC_IN input capacitance(1)			5		pF
$DuCy_{(HSE)}$	Duty cycle		45		55	%
I_L	OSC_IN input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$			±1	uA

1. Guaranteed by design, not tested in production.

Low-speed external user clock characteristics

The characteristic parameters given in the following table are measured using a low-speed external clock source, ambient temperature and power supply voltage meet the conditions of General operating conditions.

Table 20. Low-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{LSE_ext}	User external clock source frequency(1)		16	32.768	200	KHz
V_{LSEH}	OSC_IN input pin high level voltage				1.2	V
V_{LSEL}	OSC_IN input pin low level voltage		0.25			V
$t_{w(LSE)}$	OSC_IN high or low time(1)			15259		nS
$t_{r(LSE)}$	OSC_IN rise time(1)			30		nS
$t_{f(LSE)}$	OSC_IN fall time(1)			30		nS
$C_{in(LSE)}$	OSC_IN input capacitance(1)			5		pF
$DuCy_{(LSE)}$	Duty cycle			50		%
I_L	OSC_IN input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$		0.03		uA

1. Guaranteed by design, not tested in production.



Figure 12. High-speed external clock source AC timing diagram



Figure 13. Low-speed external clock source AC timing diagram

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with an 2 to 24 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in the table below. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteris-

tics (frequency, package, accuracy...).

Table 21. HSE oscillator characteristics(1)(2)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{OSC_IN}	Oscillator frequency		2	8	24	MHz
R_F	Feedback resistor	R_S = 30Ω		1000		kΩ
C_{L1} C_{L2}(3)	The proposed load capacitance corresponds to the crystal serial impedance (R_S) (4)	V_{DD} = 3.3V V_{IN} = V_{SS} 30pF load		30		pF
I_2	HSE current consumption	Startup			1	mA
g_m	Oscillator transconductance	V_{DD} is stabilized	25			mA/V
$t_{SU(HSE)}$ (5)	Startup time	R_S = 30Ω		2		mS

1. Resonator characteristics given by the crystal/ceramic resonator manufacturer characteristics Parameter.
2. Guaranteed by design, not tested in production.
3. For C_{L1} and C_{L2}, it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (Typ.) , designed for high-frequency applications, and selected to match the requirements of the crystal or resonator. C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2}. PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2}.
4. The relatively low value of the RF resistance can be used to avoid problems arising from the use of wet conditions to provide protection, this environment resulting in leakage and bias conditions have changed. However, if the MCU is applied in bad wet conditions, the design needs to take this parameter into account.
5. $t_{SU(HSE)}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.



Figure 14. Typical application with an 8 MHz crystal

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in the table below. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy). Note: For C_{L1} and C_{L2}, it is recommended to use a high quality ceramic capacitor between 5pF and 15pF and select the crystal or resonator that meets the requirements. Usually C_{L1} and C_{L2} have the same parameters. Crystal manufacturers typically give the parameters of the load capacitance in a serial combination of C_{L1} and C_{L2}. The load capacitance C_L is calculated by: $C_L = C_{L1} \times C_{L2}/(C_{L1} + C_{L2}) + C_{stray}$, where C_{stray} is the capacitance of the pin and the capacitance associated with the PCB or PCB. Its typical value is between 2pF and 7pF. WARNING: To avoid exceeding the maximum value of C_{L1} and C_{L2} (15pF) , it is highly recommended to use a resonator with a load capacitance of $C_L \leq 7pF$. A resonator with a load capacitance of 12.5pF cannot be used. For example, if a resonator with a load capacitance of C_L = 6pF is selected and C_{stray} = 2pF, then $C_{L1} = C_{L2}$ = 8pF.

Table 22. LSI oscillator characteristics (f_{LSE}=32.768KHz) (1)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
R_F	Feedback resistor			25		MΩ
C_{L1} C_{L2} (2)	The proposed load capacitance corresponds to the crystal serial impedance (R_S) (3)	R_S = 30Ω			4	pF
I_2	LSE current consumption	V_{DD} = 3.3V V_{IN}= V_{SS}		0.08		μA
g_m	Oscillator transconductance			0.5		μA/V
$t_{SU(HSE)}$ (4)	Startup time	V_{DD} is stabilized		1	4	S

1. Guaranteed by design, not tested in production.
2. See the note and warning paragraphs above this table.
3. Selecting a high quality oscillator with a small RS value (such as MSIV-TIN 32.768KHz) optimizes current consumption. Please consult the crystal manufacturer for details.
4. $t_{SU(HSE)}$ is the start-up time, which is measured from the time the software enables HSE until a stable 8MHz oscillation is obtained. This value is measured on a standard crystal resonator, which may vary greatly depending on the crystal manufacturer.



Figure 15. Typical application with a 32.768 kHz crystal

5.6.7 Internal clock source characteristics

The characteristic parameters given in the table below are measured using ambient temperature and supply voltage in accordance with general operating conditions.

High-speed internal (HSI) oscillator

Table 23. HSI oscillator characteristics(1)(2)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{HSI}	Frequency		40	48	64	MHz
ACC_{HSI}	Accuracy of the HSI oscillator	T_A = -40°C ~ 105°C	-5		5	%
ACC_{HSI}	Accuracy of the HSI oscillator	T_A = -10°C ~ 85°C	-3		3	%
ACC_{HSI}	Accuracy of the HSI oscillator	T_A = 0°C ~ 70°C	-2		2	%
ACC_{HSI}	Accuracy of the HSI oscillator	T_A = 25	-1		1	%
$t_{SU(HSI)}$	HSI oscillator startup time				2	μS
$I_{DD(HSI)}$	HSI oscillator power consumption			81	200	μA

1. V_{DD} = 3.3V, T_A = - 40°C ~ 105°C, unless otherwise specified.
2. Guaranteed by design, not tested in production.

Low-speed internal (LSI) oscillator

Table 24. LSI oscillator characteristics(1)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{LSI}(2)	Frequency		31	40	75	KHz
$t_{SU(LSI)}$(2)	LSI oscillator startup time				1	μS

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{DD(LSI)}$ (3)	LSI oscillator power consumption			1.1	1.7	μA

1. V_{DD} = 3.3V, T_A = -40°C ~ 105°C, Unless otherwise stated
2. Comprehensive assessment, not tested in production.
3. Guaranteed by design, not tested in production.

Wake-up times from low power mode

The wake-up times listed in the table below are measured during the wake-up phase of the internal clock HSI. The clock source used when waking up depends on the current operating mode:

- Stop or Standby mode: The clock source is the oscillator
- Sleep mode: The clock source is the clock used when entering sleep mode

All times are measured using ambient temperature and supply voltage in accordance with common operating conditions.

Table 25. Low-power mode wakeup timings

Symbol	Parameter	Conditions	Max	Unit
$t_{WUSLEEP}$ (1)	Wakeup from Sleep mode	HSI clock wakeup	4.2	μS
t_{WUSTOP} (1)	Wakeup from Stop mode (The regulator is in run mode)	HSI clock wakeup = 2μS	6.3	
$t_{WUSTDBY}$ (1)	Wakeup from Standby mode	HSI clock wakeup = 2μS The regulator wakes up from the off mode = 38μS	47	mS

1. The wake-up time is measured from the start of the wake-up event to the user program to read the first instruction.

5.6.8 PLL characteristics

The parameters listed in the table below are measured using ambient temperature and supply voltage in accordance with common operating conditions.

Table 26. PLL characteristics(1)

Symbol	Parameter	Min	Typ	Max	Unit
f_{PLL_IN}	PLL input clock(2)	2		24	MHz
	PLL input clock duty cycle	40		60	%
f_{PLL_OUT}	PLL multiplier output clock	40		200	MHz
t_{LOCK}	PLL lock time			100	μS

1. Guaranteed by design, not tested in production.
2. Take care to use the appropriate multiplier factors to obtain PLL input clock values compatible with the range defined by f_{PLL_OUT}.

5.6.9 Memory characteristics

Flash memory

The characteristics are given at T_A = - 40°C ~ 105°Cunless otherwise specified.

Table 27. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_{prog}	8-bit programming time	T_A = -40°C ~ 125°C	4			μS
t_{ERASE}	Page (512K bytes) erase time	T_A = -40°C ~ 125°C		4	5	mS
t_{ME}	Mass erase time	T_A = -40°C ~ 125°C	20		40	mS
I_{DD}	Supply current	Read mode, f_{HCLK} = 48MHz		5	6	mA
		Write mode,f_{HCLK} = 48MHz			7	mA
		Erase mode, f_{HCLK} = 48MHz			2	mA
I_{SB}	Standby current			1@25°C	50@125°C	μA
I_{DEP}	Deep Standby current			0.5	15@125°C	μA

Table 28. Flash memory endurance and data retention(1)(2)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
NEND	Endurance (Annotation: Erase number of times)	T_A = - 40°C ~ 85°C T_A = - 40°C ~ 105°C	10			K cycle

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_{RET}	Data retention	1 K cycle(2) at T_A = 85°C	30			Year
		1 K cycle(1)(2) at T_A = 105°C	10			
		10 K cycle(1)(2) at T_A = 55°C	20			

1. Guaranteed by design, not tested in production.
2. Cycle tests are carried out in the whole temperature range.

5.6.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports) , the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB：A Burst of Fast Transient voltage (positive and negative) is applied to VDD and VSS through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in the following table. They are based on the EMS levels and classes defined in application note.

Table 29. EMS characteristics

Symbol	Parameter	Conditions	Level/Class
V_{EFT}	Fast transientvoltage burst limits to be applied through 100 pF on V_{DD} and V_{SS} pinsto induce a functional disturbance	V_{DD} = 3.3V,T_A=+25°C, f_{HCLK}=48MHz.Conformingto IEC 1000-4-4	TBD

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and pre-qualification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (for example control registers)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors.

5.6.11 Absolute Maximum (Electrical Sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance：

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD78A IC latch-up standard.

Table 30. ESD characteristics

Symbol	Parameter	Conditions	Type	Max	Unit
$V_{ESD(HBM)}$	Electrostatic discharge voltage (Human body model)	T_A = +25°C, Conforming to JESD22-A114		2000	V
$V_{ESD(CDM)}$	Electrostatic discharge voltage (Charging device model)	T_A = +25°C, Conforming to JESD22-C101		500	

I_{LU}	Latch-up current	T_A = +25°C,Conforming to JESD78A		200	mA

5.6.12 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in Table 8 are derived from tests.

Table 31. I/O static characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{IL}	Low level input voltage	CMOS Port	-0.5		1.1	V
V_{IH}	High level input voltage	CMOS Port	2.08			V
V_{hys}	Schmitt trigger hysteresis(1)		500	700	800	mV
I_{lkg}	Input leakage current(2)				1	μA
R_{PU}	Weak pull-up equivalent resistor(3)	$V_{IN} = V_{SS}$	30	50	100	kΩ
R_{PD}	Weak pull-down equivalent resistor(3)	$V_{IN} = V_{DD}$	30	50	100	
C_{IO}	I/O pin capacitance				5	pF

1. Schmitt Trigger switching hysteresis voltage level.Data based on design simulation only. Not tested in production.
2. The leakage could be higher than the maximum value, if negative current is injected on adjacent pins.
3. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (10% order).

All I/Os are CMOS (no software configuration required). Their characteristics cover more than the strict CMOS-technology.

- For V_{IH}：
  - If V_{DD} is between [2.50V~ 3.08V]; use CMOS features.
  - If V_{DD} is between [3.08V~ 3.60V]; include CMOS.
- For V_{IL}：
  - Use CMOS features.

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ±20mA.

n the user application, the number of I/O pins which can drive current must be limited to

respect the absolute maximum rating specified in 5.5：

- The sum of the currents obtained from V_{DD} for all I/O ports, plus the maximum operating current that the MCU obtains on V_{DD}, cannot exceed the absolute maximum rating I_{VDD}.
- The sum of the currents drawn by all I/O ports and flowing out of V_{SS}, plus the maximum operating current of the MCU flowing out on V_{SS}, cannot exceed the absolute maximum rating I_{VSS}.

Output voltage levels

Unless otherwise stated, the parameters listed in the table below are measured using the ambient temperature and V_{DD} supply voltage in accordance with the condition Table 8. All I/O ports are CMOS compatible.

Table 32. Output voltage characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
V_{OL} (1)	Output low level voltage for an I/O pin,when 8 pins absorb current	CMOS Port,I_{IO} = +8mA 2.7V < V_{DD} < 3.6V		0.4	
V_{OH} (2)	Output high level voltage for an I/O pin,when 8 pins output current	CMOS Port,I_{IO} = +8mA 2.7V < V_{DD} < 3.6V	0.8V_{DD}		V
V_{OL} (1)(3)	Output low level voltage for an I/O pin,when 8 pins absorb current	I_{IO} = +20mA 2.7V < V_{DD} < 3.6V		0.4	
V_{OH} (2)(3)	Output high level voltage for an I/O pin,when 8 pins output current		0.8V_{DD}		
V_{OL} (2)(3)	Output low level voltage for an I/O pin,when 8 pins absorb current	I_{IO} = +6mA 2V < V_{DD} < 2.7V		TBD	
V_{OH} (2)(3)	Output high level voltage for an I/O pin,when 8 pins output current	I_{IO} = +6mA 2V < V_{DD} < 2.7V	TBD		

1. The current absorbed by the chip I_{IO} must always follow the absolute maximum ratings given in the table, and the sum of I_{IO} (all I/O feet and control pins) must not exceed I_{VSS}.
2. The current output I_{IO} of the chip must always follow the absolute maximum rating given in the table, and the sum of I_{IO} (all I/O pins and control pins) must not exceed I_{VDD}.
3. Data based on characterization results. Not tested in production.

Input/output AC characteristics

The definitions and values of the input and output AC characteristics are given in figure 16 and Table 33, respectively.

Unless otherwise stated, the parameters listed in Table 33 are measured using the ambient temperature and supply voltage in accordance with the condition Table 8.

Table 33. I/O AC characteristics(1)

OSPEEDRy [1:0] value (1)	Symbol	Parameter	Conditions	Min	Max	Unit
01 (10MHz)	$f_{max(IO)out}$	Maximum frequency(2)	C_L = 50pF, V_{DD} = 2V~3.6V		10	MHz
	$t_{f(IO)out}$	Output fall time	C_L = 50pF, V_{DD} = 2V ~ 3.6V		25(3)	nS
	$t_{r(IO)out}$	Output rise time			25(3)	
10 (20MHz)	$f_{max(IO)out}$	Maximum frequency(2)	C_L = 50pF, V_{DD} = 2V ~ 3.6V		20	MHz
	$t_{f(IO)out}$	Output fall time	C_L = 50pF, V_{DD} = 2V ~ 3.6V		125(3)	nS
	$t_{r(IO)out}$	Output rise time			125(3)	
11 (50MHz)	$f_{max(IO)out}$	Maximum frequency(2)	C_L = 30pF, V_{DD} = 2.7V ~ 3.6V		50	MHz
			C_L = 50pF, V_{DD} = 2.7V ~ 3.6V		30	
			C_L = 50pF, V_{DD} = 2V ~ 2.7V		20	
	$t_{f(IO)out}$	Output fall time	C_L = 30pF, V_{DD} = 2.7V ~ 3.6V		5	nS
			C_L = 50pF, V_{DD} = 2.7V ~ 3.6V		8	
			C_L = 50pF, V_{DD} = 2V ~ 2.7V		12	
	$t_{r(IO)out}$	Output rise time	C_L = 30pF, V_{DD} = 2.7V ~ 3.6V		5	
			C_L = 50pF, V_{DD} = 2.7V ~ 3.6V		8	

OSPEEDRy [1:0] value (1)	Symbol	Parameter	Conditions	Min	Max	Unit
			C_L = 50pF, V_{DD} = 2V ~ 2.7V		12	
	t_{EXTIpw}	Pulse width of external signals detected by the EXTI controller		10		nS

1. The speed of the I/O port can be configured via MODEx[1:0]. See the description of the GPIO Port Configuration Register in this chip reference manual.
2. The maximum frequency is defined in figure 16.



Figure 16. I/O AC characteristics

5.6.13 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pullup resistor, R_{PU}.

Unless otherwise stated, the parameters listed in the table below are measured using the ambient temperature and V_{DD} supply voltage in accordance with the condition Table 8.

Table 34. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IL(NRST)}$ (1)	NRST input low level voltage		-0.5		0.8	V
$V_{IH(NRST)}$ (1)	NRST input high level voltage		2		V_{DD}	

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{hys(NRST)}$	NRST Schmitt trigger voltage hysteresis			$0.2V_{DD}$		V
R_{PU}	Weak pull-up equivalent resistor(2)	$V_{IN} = V_{SS}$		15		kΩ
$V_{F(NRST)}$ (1)	NRST input filtered pulse				100	ns
$V_{NF(NRST)}$ (1)	NRST input not filtered pulse		300			

1. Data based on design simulation only. Not tested in production.
2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (10% order).



Figure 17. Recommended NRST pin protection

1. The reset network is to prevent parasitic reset
2. The user must ensure that the potential of the NRST pin is below the maximum $V_{IL(NRST)}$ listed in Table 34, otherwise the MCU cannot be reset.

5.6.14 Timer characteristics

The parameters given in the following tables are guaranteed by design.

For details on the characteristics of the I/O multiplexing function pins (output compare, input capture, external clock, PWM output) , see subsubsec 5.6.12.

Table 35. TIMx(1) characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
$t_{res(TIM)}$	Timer resolution time		1		$t_{TIMxCLK}$

Symbol	Parameter	Conditions	Min	Max	Unit
		$f_{TIMxCLK}$ = 96MHz	10.4		nS
f_{EXT}	Timer external clock frequency on CH1 to CH4		0	$f_{TIMxCLK}/2$	MHz
		$f_{TIMxCLK}$ = 96MHz	0	48	
Res_{TIM}	Timer resolution			16	Bit
$t_{COUNTER}$	16-bit timer maximum period		1	65536	$t_{TIMxCLK}$
		$f_{TIMxCLK}$ = 96MHz	0.0104	682	μS
t_{MAX_COUNT}	The maximum possible count			65536 × 65536	$t_{TIMxCLK}$
		$f_{TIMxCLK}$ = 96MHz		44.7	S

1. TIMx is a generic name, representing TIM4.

5.6.15 Communication interfaces

I2C interface characteristics

Unless otherwise specified, the parameters given in Table 36 are derived from tests performed under the ambient temperature, f_{PCLK1}frequency and supply voltage conditions summarized in Table 11: General operating conditions.

The I2C interface conforms to the standard I2C communication protocol, but has the following limitations: SDA and SCL are not true pins. When configured as open-drain output, the PMOS transistor between the pin and V_{DD} Was closed but still exists.

The I2C I/Os characteristics are listed in Table 36, the alternate function characteristics of I/Os (SDA and SCL) refer to subsubsec 5.6.12.

Table 36. I2C characteristics

Symbol	Parameter	Standard I2C(1)		Fast I2C (1)(2)		Unit
		Min	Max	Min	Max	
$t_{w(SCLL)}$	SCL clock fall time	4.7		1.3		μs
$t_{w(SCLH)}$	SCL clock rise time	4.0		0.6		μs
$t_{su(SDA)}$	SDA setup time	250		100		ns
$t_{h(SDA)}$	SDA data hold time	0(3)		0(4)	900(3)	
$t_{r(SDA)}$ $t_{r(SDL)}$	SDA and SCL rise time		1000	2.0+0.1C_b	300	
$t_{f(SDA)}$ $t_{f(SDL)}$	SDA and SCL fall time		300		300	
$t_{h(STA)}$	Start condition hold time	4.0		0.6		μs
$t_{su(STA)}$	Start condition setup time	4.7		0.6		
$t_{su(STO)}$	Stop condition setup time	4.0		0.6		

Symbol	Parameter	Standard I2C(1)		Fast I2C (1)(2)		Unit
		Min	Max	Min	Max	
$t_{w(STO:STA)}$	Time from Stop condition to Start condition	4.7		1.3		
C_b	Capacitive load of each bus		400		400	pF

1. Guaranteed by design, not tested in production.
2. f_{PCLK1} must be at least 3MHz to achieve standard mode I2C frequencies. It must be at least 12MHz to achieve fast mode I2C frequencies.
3. The maximum Data hold time has only to be met if the interface does not stretch the low period of SCL signal.
4. In order to span the undefined area of the falling edge of SCL, it must ensure that the SDA signal has a hold time of at least 300nS.



Figure 18. I2C bus AC waveform and measurement circuit(1)

1. Measurement point is set to the CMOS level：0.3V_{DD} and 0.7V_{DD}.

SPI characteristics

Unless otherwise specified, the parameters given in Table 37 are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in Table 11.

Refer to subsubsec 5.6.12 for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 37. SPI characteristics(1)

Symbol	Parameter	Conditions	Min	Max	Unit
f_{SCK} $1/t_{c(SCK)}$	SPI clock frequency	Master mode	0	36	MHz
		Slave mode	0	18	
$t_{r(SCK)}$ $t_{f(SCK)}$	SPI clock rise and fall time	Load capacitance: C = 30pF		8	ns
$t_{su(NSS)}$ (2)	NSS setup time	Slave mode	$4t_{PCLK}$		
$t_{h(NSS)}$ (2)	NSS hold time	Slave mode	73		
$t_{w(SCKH)}$ (2) $t_{w(SCKL)}$ (2)	SCK high and low time	Master mode，f_{PCLK} = 36MHz，prescale coefficient = 4	50	60	
$t_{su(MI)}$ (2)	Data input setup time, Master mode	SPI1	1		
$t_{su(SI)}$ (2)	Data input setup time, Slave mode		1		

Symbol	Parameter	Conditions	Min	Max	Unit
$t_{h(MI)}$ (2)	Data input hold time, Master mode	SPI1	1		ns
$t_{h(SI)}$ (2)	Data input hold time, Slave mode		3		
$t_{a(SO)}$ (2)(3)	Data output access time	Slave mode，f_{PCLK} = 36MHz，prescale coefficient = 4	0	55	
		Slave mode，f_{PCLK} = 24MHz		$4t_{PCLK}$	
$t_{dis(SO)}$ (2)(4)	Data output disable time	Slave mode	10		
$t_{v(SO)}$ (2)(1)	Data output valid time	Slave mode (after enable edge)		25	
$t_{v(MO)}$ (2)(1)	Data output valid time	Master mode (after enable edge)		3	
$t_{h(SO)}$ (2)	Data output hold time	Slave mode (after enable edge)	25		
$t_{h(MO)}$ (2)		Master mode (after enable edge)	4		

1. Remapping SPI1 characteristics needs to be further determined.
2. Data based on characterization results. Not tested in production.
3. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
4. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.



Figure 19. SPI timing diagram-slave mode and CPHA = 0



Figure 20. SPI timing diagram-slave mode and CPHA = 1(1)

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.



Figure 21. SPI timing diagram-master mode(1)

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

USB characteristics

Table 38. USB startup time

Symbol	Parameter	Max	Unit
t_{START}(1)	USB transceiver startup time	1	μs

1. Guaranteed by design. Not tested in production.

Table 39. USB DC electrical characteristics

Symbol	Parameter	Conditions	Min(1)	Max(1)	Unit
Input levels					
V_{DD}	USB operating voltage(2)		3.0(3)	3.6	V
V_{DI}(4)	Differential input sensitivity	I(USBDP，USBDM)	0.2		

Symbol	Parameter	Conditions	Min(1)	Max(1)	Unit
V_{CM}(4)	Differential common mode range	Includes V_{DI} range	0.8	2.5	
V_{SE}(4)	Single ended receiver threshold		1.3	2	
Output levels					
V_{OL}	Static output level low	R_L of 1.5kΩ to 3.6V(5)		0.3	V
V_{OH}	Static output level high	R_L of 15kΩ to V_{SS} (5)	2.8	3.6	

1. All the voltages are measured from the local ground potential.
2. To be compliant with the USB 2.0 full-speed electrical specification, USBDP (D +) pin has a built-in 1.5kΩ resistor connected to the V_{DD}, no need to external connect.
3. The USB functionality is ensured down to 2.7V but not the full USB electrical characteristics which are degraded in the 2.7V ~ 3.6V V_{DD} voltage range.
4. Guaranteed by design. Not tested in production.
5. R_L is the load connected on the USB drivers



Figure 22. USB timing diagram: definition of data signal rise and fall time

Table 40. USB Full-speed electrical characteristics(1)

Symbol	Parameter	Conditions	Min	Max	Unit
t_r	Rise time(2)	C_L <= 50pF	7.041	23.13	ns
t_f	Fall time(2)	C_L <= 50pF	6.866	26.76	ns
t_{rfm}	Rise/fall time matching	t_r/t_f	96.52	125.1	%
V_{CRS}	Output signal crossover voltage		1.391	2.967	V

1. Guaranteed by design. Not tested in production.
2. Measured from 10% to 90% of the data signal. For more detailed information, please refer to USB Specification - Section 7 (version 2.0).

5.6.16 CAN (controller area network) interface

Refer to subsubsec 5.6.12 for more details on the input/output alternate function characteristics (CAN_TX and CAN_RX).

5.6.17 12-bit ADC characteristics

Unless otherwise specified, The parameters in the table below are measured using the ambient temperature, f_{PCLK2} frequency and V_{DDA} supply voltage in accordance with the conditions of Table 11.

Note: It is recommended to perform a calibration after each power-up

Table 41. ADC characteristics

Symbol	Parameter	Conditions	Min	Type	Max	Unit
V_{DDA}	Supply voltage		2.5	5	5.5	V
V_{REF+}	Positive reference voltage			V_{DDA}		V
f_{ADC} (1)(3)	ADC clock frequency				15	MHz
f_S (1)(3)	Sampling rate				1	MHz
f_{TRIG} (1)	External trigger frequency	f_{ADC} = 15MHz			833	KHz
					18	$1/f_{ADC}$
V_{AIN} (2)	Conversion voltage range		0 (V_{SSA} or V_{REF-} connected to ground)		V_{REF+}	V
R_{AIN} (1)	External sample and hold capactor		See Formulas 1 and Table 42			kΩ
R_{ADC} (1)	Sampling switch resistance				0.75	kΩ
C_{ADC} (1)	Internal sample and hold capacitor			10		pF
t_S (1)	Sampling time	f_{ADC} = 15MHz	0.1		16	μs
			1.5		239.5	$1/f_{ADC}$
t_{STAB} (1)	Stabilization time			1		μs
t_{conv} (1)	Total conversion time (including Sampling time)	f_{ADC} = 15MHz	1		17.44	μs
			15 ~ 253 (sampling t_{S+}) stepwise approximation 13.5			$1/f_{ADC}$

1. Guaranteed by design. Not tested in production.
2. In this series of products, V_{REF+} is internally connected to $_{DDA}$, V_{REF-} is internally connected to $_{SSA}$.
3. f_{ADC} Maximum support 15MHz, f_S Maximum support 1MHz (f_{PCLK2} = 60MHz, ADC Prescaler = 4, f_{ADC} = 15MHz, TS = 1.5)

Formula 1: Maximum R_{AIN} Formula

$$R_{AIN} < \frac{T_S}{f_{ADC} \times C_{ADC} \times (N+3) \times ln(2)} - R_{ADC}$$

The above formula (Equation 1) is used to determine the maximum external impedance so that the error can be less than 1/4 LSB. Where N = 12 (representing 12-bit resolution) . Ln(2) = 0.69314718.

Table 42. Maximum R_{AIN} at f_{ADC} = 15MHz(1)

T_S (cycles)	t_S (μs)	R_{AIN} max (kΩ)
1.5	0.1	0.2
7.5	0.5	4.1
13.5	0.9	7.9
28.5	1.9	17.5
41.5	2.8	25.9
55.5	3.7	34.8
71.5	4.8	NA
239.5	16.0	NA

1. Guaranteed by design. Not tested in production.

Table 43. ADC Accuracy - Limit Test Conditions(1)(2)

Symbol	Parameter	Test Conditions	Type	Max	Unit
ET	Comprehensive error	f_{PCLK2} = 60MHz,f_{ADC} = 15MHz,R_{AIN} < 10KΩ,V_{DDA} = 5V，T_A = 25°C	8	10	LSB
EO	Offset error		3	3	
EG	Gain error		1	1	
ED	Differential linearity error		6.5	7	
EL	Integral linearity error		8	8	

1. ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.
   Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in subsubsec 5.6.13 does not affect the ADC accuracy.
2. Guaranteed based on test during characterization. Not tested in production.

ET = Total unadjusted error: The maximum deviation between the actual and ideal transmission curves.

EO = Offset error: The deviation between the first actual conversion and the first ideal conversion.

EG = Gain error: The deviation between the last ideal transition and the last actual transition.

ED = Differential linearity error: The maximum deviation between the actual step and the ideal value.

EL = Integral linearity error: The maximum deviation between any actual conversion and the associated line of the endpoint.



Figure 23. Typical connection diagram using the ADC

1. See Table 43 for the values of R_{AIN}, R_{ADC} and C_{ADC}.
2. $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7pF) . A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

PCB design recommendations

The power supply must be connected as shown below. The 10nFcapacitor in the figure must be a ceramic capacitor (good quality) , and they should be as close as possible to the MCU chip.



Figure 24. Power supply and reference power supply decoupling circuit

5.6.18 Temperature sensor characteristics

Table 44. Temperature sensor characteristics(3)(4)

Symbol	Parameter	Min	Type	Max	Unit
T_L(1)	V_{SENSE} linearity with respect to temperature		±5		°C
Avg_Slope(1)	Average slope	4.571	4.801	5.984	mV/°C
V_{25}(1)	Voltage at 25°C	1.433	1.451	1.467	V
t_{start}(2)	Setup time			10	µs
T_{S_temp}(2)	ADC sampling time when reading temperature	10			µs

1. Guaranteed based on test during characterization. Not tested in production.
2. Guaranteed by design. Not tested in production.
3. The shortest Sampling time can be determined by the application through multiple iterations.
4. V_{DD} = 3.3V.

5.6.19 DAC characteristics

Table 45. DAC characteristics

Symbol	Parameter	Comment	Min	Type	Max	Unit
V_{DDA}	Analog supply voltage		2	5	5.5	V
V_{REF+}	Reference supply voltage	V_{REF+} must always be below V_{DDA}		V_{DDA}		V

Symbol	Parameter	Comment	Min	Type	Max	Unit
V_{SSA}	Ground			0		V
R_{LOAD} (1)	V_{SSA} Aresistive load with buffer ON					kΩ
	V_{DDA} Aresistive load with buffer ON					kΩ
R_O (1)	Impedance output with buffer OFF	When the Buffer is OFF, the Minimum impedance between DAC_OUT and V_{DD} is 1.5 MΩ			20	kΩ
C_{LOAD} (1)	Capacitive load	Maximum capacitive load at DAC_OUT pin (when the buffer is ON).			50	pF
DAC_OUTmin(1)	Lower DAC_OUT voltage with buffer ON	Giving the DAC a maximum output offset, which is equivalent to giving a 12-bit input between 0x0E0 and 0xF1C at V_{REF+} = 3.6V or a 12-bit input between 0x155 and 0xEAB at V_{REF+} = 2.4V It gives the maximum output excursion of the DAC.			0.2	V
DAC_OUTmax(1)	Higher DAC_OUT voltage with buffer ON				V_{DDA}-0.2	V
DAC_OUTmin(1)	Lower DAC_OUT voltage with buffer ON				0.5	mV
DAC_OUTmax(1)	Higher DAC_OUT voltage with buffer ON				V_{DDA}-0.01	V
$I_{DDVREF+}$	DAC DC current consumption in quiescent mode (Standby mode)	No load, V_{REF+} = 3.6V, Enter the DC loss for worst case value 0x0E4		50		μA
I_{DDA}	DAC DC current consumption in quiescent mode (Standby mode)	No load, enter the median value of 0x800		630		μA
		No load, V_{REF+} = 3.6V, Enter the DC loss at worst-case value 0xF1C		703		μA
DNL(2)	Differential linearity, the difference between two consecutive values (LSBs)	Given for the DAC in 12-bit configuration			±3	LSB
INL(2)	Integral nonlinearity	Given for the DAC in 12-bit configuration			±4	LSB
offset(2)	Offset error (difference between measured value	Given for the DAC in 12-bit configuration			±10	

Symbol	Parameter	Comment	Min	Type	Max	Unit
	at Code(0x800) and the ideal value = VREF+/2)	Given for the DAC in 12-bit configuration，V_{REF+} = 5.5V			±12	
Gain error(2)	Gain error	Given for the DAC in 12-bit configuration			±0.5	%
$t_{SETTLING}$(2)	Settling time	$C_{LOAD} \leqslant$ 50pF.$R_{LOAD} \geqslant$ 5kΩ			4	μs
Updata rate(2)	Max frequency for acorrect DAC_OUT change when small variation in the input code(from code i to i+1LSB)	$C_{LOAD} \leqslant$50pF.$R_{LOAD} \geqslant$5kΩ			1	MS/s
t_{WAKEUP}(2)	Wake-up Time in Shutdown (ENx is Configured in DAC Control Register)	$C_{LOAD} \leqslant$50pF.$R_{LOAD} \geqslant 5k\Omega$			10	μs
PSRR+(1)	Power Supply Rejection Ratio V_{DDA} (Static DC Measurement)	无 R_{LOAD},C_{LOAD} = 50pF			-40	dB

1. Guaranteed by design, not tested in production.
2. Preliminary data.



Figure 25. 12Bit buffered /non-buffered DAC

6 PCB design recommendations

PCB design recommendations

6.1 Power supply design recommendations

The power supply must be connected as shown below. The 10nF capacitors in the figure must be ceramic dielectric capacitors (good quality) and they should be as close as possible to the MCU chip.



Figure 26. Power supply and reference power supply

6.2 PCB considerations

Bluetooth works in the 2.4G wireless frequency band, and should avoid the influence of various factors on the wireless transceiver. Pay attention to the following points:

- The product enclosure surrounding the Bluetooth module avoids the use of metal. When using a part of the metal casing, try to keep the module antenna part away from the metal part.
- The internal metal wire or metal screw of the product should be as far as possible from the antenna part of the module.
- The antenna part of the module should be placed around the carrier PCB. It is not allowed to be placed in the board, and the carrier board under the antenna is slotted. In the direction parallel to the antenna, copper or wiring is not allowed. It is also a good choice to directly expose the antenna part directly to the carrier board.
- Place a large GND under the module as far as possible, and extend the trace as far as possible to the outside.
- It is recommended to use insulating materials for isolation at the module mounting posi-

tion on the substrate, for example by placing a single screen print (TopOverLay) at this position.

- The wiring of the power supply line and ground line is directly related to the performance of the product, and the noise interference is minimized. When wiring, try to widen the ground wire, power cable width, ground wire > power wire > signal wire, usually the signal line width is 0.2 0.3mm, the power line width is 1.2 2.5mm, and the large-area copper layer is used for grounding. The unused space on the PCB is paved.
- Power supply plus two decoupling filter capacitors: If using LDO power supply, the values are 1uF and 0.1uF respectively for filtering; if using button battery power, the values are 10uF and 10uF respectively for voltage regulation.
- The trace between the chip ANT and the antenna should not be too long. The line width should consider the impedance matching requirements.

6.3 2.4G RF antenna design

Small antenna sizes can cause large changes due to performance. Therefore, it is highly recommended to make an accurate reference design for optimum performance. When drawing a PCB antenna, draw the antenna with reference to the dimensions given in the figure below.



Figure 27. Antenna size

Table 46. Antenna size

No.	Typical value(mm)
L1	3.94
L2	2.70

No.	Typical value(mm)
L3	5.00
L4	2.64
L5	2.00
L6	4.90
W1	0.90
W2	0.50
D1	0.50
D2	0.30
D3	0.30
D4	0.50
D5	1.40
D6	1.70

7 Package information

Package information

7.1 LQFP64 Package information



Figure 28. LQFP64 - 64-pin low-profile quad flat package outline

1. Drawing is not to scale.
2. Dimensions are expressed in millimeters.

Table 47. LQFP64 mechanical data

Symbol	Millimeters		
	Min	Typ	Max
A			1.60
A1	0.05		0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18		0.27
b1	0.17	0.20	0.23
c	0.13		0.18
c1	0.12	0.127	0.134
D	11.80	12.00	12.20
D1	9.90	10.00	10.10
E	11.80	12.00	12.20
E1	9.90	10.00	10.10
e		0.50	
L	0.45	0.60	0.75
L1	1.00REF		
L2	0.25BSC		
R1	0.08		
R2	0.08		0.20
S	0.20		
N	Number of pins = 64		

7.2 LQFP48 Package information



Figure 29. LQFP48 - 48-pin low-profile quad flat package outline

1. Drawing is not to scale.
2. Dimensions are expressed in millimeters.

Table 48. LQFP48 mechanical data

Symbol	Millimeters		
	Min	Typ	Max
A			1.60
A1	0.05		0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18		0.27
b1	0.17	0.20	0.23
c	0.13		0.18
c1	0.12	0.127	0.134

Symbol	Millimeters		
	Min	Typ	Max
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
E	8.80	9.00	9.20
E1	6.90	7.00	7.10
e		0.50	
L	0.45	0.60	0.75
L1	1.00REF		
L2	0.25BSC		
R1	0.08		
R2	0.08		0.20
S	0.20		
N	Number of pins = 48		

8 Ordering information

Ordering information



Figure 30. Ordering information scheme

9 Revision history

Revision history

Table 49. Document revision history

Revision	Changes	Date
Rev1.22	Modify the package parameters.	2019/3/11
Rev1.21	Modify ADC electrical parameters.	2019/1/7
Rev1.2	Modify function parameters	2018/12/3
Rev1.1	Change power consumption parameters and Standby wake-up time	2018/2/23
Rev1.0	Initial release.	2017/10/17