

# An Integrated High-Power-Factor Converter with ZVS Transition

Chien-Hsuan Chang, *Member, IEEE*, Chun-An Cheng, *Member, IEEE*, En-Chih Chang, Hung-Liang Cheng, *Member, IEEE*, and Bo-En Yang

**Abstract**—This paper proposes a single-phase high-power-factor ac/dc converter with soft-switching characteristic. The circuit topology is derived by integrating a boost converter and a buck converter. The boost converter performs the function of power-factor correction (PFC) to obtain high power factor and low current harmonics at the input line. The buck converter further regulates the dc-link voltage to provide a stable dc output voltage. Without using any active-clamp circuit or snubber circuit, the active switches of the proposed converter can achieve zero-voltage switching-on (ZVS) transition together with high power factor that satisfies the IEC 61000-3-2 standards over a wide load range from 30% to 100% rated power. The steady-state analysis is developed and a design example is provided. A prototype circuit of 60 W was built and tested. Experimental results verify the feasibility of the proposed circuit with satisfactory performance.

**Keywords**—Boost converter, buck converter, power-factor correction (PFC), zero-voltage switching-on (ZVS).

## I. INTRODUCTION

Nowadays, switching-mode ac/dc converters have been widely used in many off-line appliances, such as dc uninterruptible power supply, telecommunications power supply, LED driver etc. [1-2]. The increasing amount urges researchers to develop more efficient, smaller size, and low cost ac/dc converters. In order to meet the standards of harmonic regulation such as IEC 61000-3-2 Class D and IEEE 519, a power-factor corrector is usually required.

Owing to the advantages of simple circuit topology and easy control, boost or buck-boost converters have been widely served as power-factor correctors [3-6]. In order to achieve unity power factor, it requires the output voltage of both converter be higher than the amplitude of the ac line voltage. Therefore, high-power-factor ac/dc converters usually consist of two stages. The first one is an ac-to-dc stage which performs the function of PFC and the second one is a dc-to-dc stage used to supply stable dc voltage to the load [7-10]. In spite of their good performance, the circuit efficiency of two-stage approaches is impaired since it takes two energy-conversion processes which inevitably introduce some losses including switching loss, conduction

loss and magnetic core loss. Besides the two-stage approaches, the Cuk and the Sepic converters can also achieve high power factor and regulate the output voltage [11-14]. The Cuk converter is a combination of boost and buck converter and the Sepic converter is a combination of boost and buck-boost converter. Both converters have the advantage of simple circuit topology since they only use one active switch and one diode. High power factor can be achieved by operating the boost converter either at DCM or continuous conduction mode (CCM). The buck or buck-boost converter can further regulate the output voltage of the boost converter to obtain a smooth dc voltage. However, the output voltage of the boost converter is usually higher than the amplitude of the AC line voltage. Before turning on the active switch, the output voltage is across its parasitic capacitor. The energy stored in the parasitic capacitor is discharged at turning on the active switch, resulting in high switching losses and a high spike current. The boost, Cuk and Sepic converters can also be operated at critical conduction mode (CRM) to obtain high power factor. Synchronous rectification (SR) technique is popularly applied while operating these converters at CRM [15-17]. A MOSFET is used to replace the freewheel diode, and hence the conduction loss is effectively reduced. Furthermore, by extending the turn-on time of the synchronous switch, the inductor current would decline to negative. This negative inductor current can discharge the parasitic capacitance of the main switch to provide ZVS. However, SR technique requires additional control circuitry to adjust the timing of the switches. Moreover, the switching frequency is not constant, but varies a wide range within an AC line period while operating these converters at CRM.

In pursuit of high efficiency and high power factor, researchers have presented many single-stage ac/dc converters based on the integration of a PFC stage and a dc-to-dc stage [18-29]. By sharing one or two active switches, the single-stage approaches have the advantages of less component count, simply circuit topology and cost effective. As compared with two-stage approaches, the circuit efficiency is improved since only one power-conversion process is required. Among them, some single-stage approaches integrate a PFC converter with a full-bridge or half-bridge resonant converters. These resonant converters can operate with ZVS if the resonant circuits present inductive, i.e. the switching frequency is above the resonant frequency. Moreover, ZVS can be achieved within a wide load range by variable-frequency control or asymmetrical pulse-width modulation (APWM). Although, these

Manuscript received August 18, 2014; revised November 27, 2014 and February 11, 2015; accepted May 25, 2015. This work was supported by the National Science Council (NSC) of Taiwan, under Grant NSC 102-2221-E-214 -027.

The authors are with the Department of Electrical Engineering, I-Shou University, Kaohsiung 84001, Taiwan (e-mail: chchang@isu.edu.tw; cacheng@isu.edu.tw; enchihschang@isu.edu.tw; hlcheng@isu.edu.tw and poen\_yang@hotmail.com).

topologies can effectively eliminate switching losses by switching the active switches near the resonance frequency to achieve ZVS, operating active switches near the resonance frequency companies with high resonant current and results in more conduction losses. The single-stage approaches that integrate two PWM converters also have some drawbacks that restrict further improving the circuit efficiency. The major problem is that the active switches usually operate in hard switching. An active switch that operates at hard switching not only generates high switching losses but also introduces high voltage and current stresses on circuit components, resulting in poor efficiency and low circuit stability.

The switching loss is theoretically proportional to the switching frequency. Now that hard-switching operation has serious switching losses in the active switches, it prevents converters from using small magnetic components and capacitors by increasing the switching frequency. In order to solve the problem of hard switching, some soft-switching techniques which adopt active-clamp circuit or snubber circuit have been proposed [30-36]. These soft-switching techniques have substantially eliminated the switching loss. However, these techniques need to use additional auxiliary switch, diode and reactive components to make the active switches turn on at zero-voltage. It adds the circuit complexity and overall cost. Besides, another conduction losses resulting from the circulating current in the active-clamp circuit would happen.

In this paper, a new ac/dc converter featuring ZVS with simple control is presented and analyzed. This paper is organized as follows. Section II presents the derivation of the circuit configuration and the circuit operation for the different operation modes. Detail circuit analysis and design equations are provided in Section III. In Section IV, a 60-W prototype circuit is built, and tested to verify the feasibility of the proposed converter. Finally, some conclusions are given in Section V.

## II. CIRCUIT CONFIGURATION AND OPERATION MODES

Fig. 1 is an example of a high-power-factor ac/dc converter with a two-stage circuit topology. It consists of a boost converter and a buck converter. This two-stage converter can realize high-power factor with a wide load range. Nevertheless, both active switches of the converter operate at hard-switching condition, resulting in high switching losses and high current and voltage stresses.

In order to solve the problem resulting from hard switching, a new ac/dc converter is proposed, as shown in Fig. 2. The circuit topology is derived by relocating the positions of the semiconductor devices in Fig. 1. Here, MOSFETs  $S_1$  and  $S_2$  play the roles of active switches and the antiparallel diodes  $D_{S1}$  and  $D_{S2}$  are their intrinsic body diodes, respectively. The proposed circuit mainly consists of a low-pass filter ( $L_m$  and  $C_m$ ), a diode-bridge rectifier ( $D_1$ - $D_4$ ), a boost converter and a buck converter. The boost converter is composed of  $L_p$ ,  $D_{S1}$ ,  $S_2$  and  $C_{dc}$  and the buck




Fig. 1. Two-stage ac/dc converter.




Fig. 2. Circuit topology of the proposed ac/dc converter.

converter is composed of  $L_b$ ,  $D_{S1}$ ,  $S_1$  and  $C_o$ . Both converters operate at a high-switching frequency,  $f_s$ . The boost converter performs the function of PFC. When it operates at discontinuous-conduction mode (DCM), the average value of its inductor current in every high-switching cycle is approximately a sinusoidal function [5]. The low-pass filter is used to remove the high frequency current of the inductor current. By this way, the boost converter can waveshape the input line current to be sinusoidal and in phase with the input line voltage. In other word, high power factor and low total current harmonic distortion (THDi) can be achieved. The buck converter further regulates the output voltage of the boost converter to supply stable dc voltage to the load. It is also designed to operate at DCM for achieving ZVS based on the reason that will be discussed in the final of this section.

Two gate voltages,  $v_{GS1}$  and  $v_{GS2}$  from a half-bridge gate driver integrated circuit (IC) are used to alternately turn  $S_1$  and  $S_2$  on and off. These voltages are complementary rectangular-wave voltages. In order to prevent both active switches from cross conducting, there is a short non-overlap time defined as “dead time”. In the dead time,  $v_{GS1}$  and  $v_{GS2}$  are at a low level. Neglecting the short dead time, the duty cycle of  $v_{GS1}$  and  $v_{GS2}$  is 0.5.

For simplifying the circuit analysis, the following assumptions are made:

- 1) The semiconductor devices are ideal except for the parasitic output capacitance of the MOSFETs.
- 2) The capacitances of  $C_{dc}$  and  $C_o$  are large enough that the dc-link voltage  $V_{dc}$  and the output voltage  $V_o$  can be regarded as constant.

At steady state, the circuit operation can be divided into eight modes in every high-frequency cycle. Fig. 3 shows the

equivalent circuits for each of the operation modes. In these equivalent circuits, the low-pass filter and the diode rectifier are represented by the rectified voltage  $v_{rec}$ . Fig. 4 illustrates the theoretical buck converter in each mode for the case of operating the buck converter at DCM. The circuit operation is described as follows.

#### A. Mode I ( $t_0 < t < t_1$ )

Prior to Mode I,  $S_1$  is at “ON” state. The boost-inductor current  $i_p$  is zero and the dc-link capacitor supplies the buck-inductor current  $i_b$  which flows through  $S_1$ ,  $D_5$ ,  $L_b$  and  $C_o$ .

This mode starts when  $S_1$  is turned off by the gate voltage,  $v_{GS1}$ . The time interval of this mode is the turn-off transition. At the beginning of this mode,  $i_b$  is diverted from  $S_1$  to flow through the output capacitors  $C_{DS1}$  and  $C_{DS2}$ .  $C_{DS1}$  and  $C_{DS2}$  are charged and discharged, respectively. As the voltage across  $C_{DS2}$  ( $v_{DS2}$ ) decreases to be lower than the rectified input voltage  $v_{rec}$ , the boost-inductor current  $i_p$  starts to increase. When  $v_{DS2}$  reaches  $-0.7$  V,  $D_{S2}$  turns on and Mode I ends.

#### B. Mode II ( $t_1 < t < t_2$ )

At the beginning of Mode II, voltage  $v_{DS2}$  is maintained at about  $-0.7$  V by the antiparallel diode  $D_{S2}$ . After the short dead time,  $S_2$  is turned on by the gate voltage,  $v_{GS2}$ . If the on-resistance of  $S_2$  is small enough, most of  $i_b$  will flow through  $S_2$  in the direction from its source to drain. Neglecting this small value of  $v_{DS2}$ , the voltage across  $L_b$  and  $L_p$  are equal to

$$v_b(t) = -V_o \quad (1)$$

$$v_p(t) = v_{rec}(t) = V_m |\sin(2\pi f_L t)| \quad (2)$$





Fig. 3. Operation modes.

where  $f_L$  and  $V_m$  are the frequency and the amplitude of the input line voltage, respectively. Since the time interval of Mode I is very short,  $i_b$  can be expressed as:

$$i_b(t) = i_b(t_0) - \frac{V_o}{L_b}(t - t_0) \quad (3)$$

From (3),  $i_b$  decreases from a peak value. The boost converter is designed to operate at DCM, therefore  $i_p$  increases linearly from zero with a rising slope that is proportional to  $v_{rec}$ .

$$i_p(t) = \frac{v_{rec}}{L_p}(t - t_0) = \frac{V_m |\sin(2\pi f_L t)|}{L_p}(t - t_0) \quad (4)$$

In Mode II,  $i_b$  is higher than  $i_p$ . Current  $i_b$  has two loops. Parts of  $i_b$  flow through  $S_2$  and the rest are equal to  $i_p$  and flow through the line-voltage source, diode rectifier and  $L_p$ . This mode ends when  $i_p$  rises to become higher than  $i_b$ .

### C. Mode III ( $t_2 < t < t_3$ )

In Mode III,  $i_p$  is higher than  $i_b$ . Current  $i_p$  has two loops. Parts of  $i_p$  are equal to  $i_b$  and flow into the buck converter, while the rest flow through  $S_2$ . The current direction in  $S_2$  is naturally changed, i.e. from drain to source. The voltage and current equations for  $v_b$ ,  $v_p$ ,  $i_b$  and  $i_p$  are the same as (1) – (4). Current  $i_b$  decreases continuously. On the contrary,  $i_p$  keeps increasing. Since the buck converter is designed to operate at DCM,  $i_b$  will decrease to zero at the end of this mode.

### D. Mode IV ( $t_3 < t < t_4$ )

In this mode,  $S_2$  remains on to carry  $i_p$ . Because  $i_b$  is zero, the buck converter is at “OFF” state and the output capacitor  $C_o$  supplies current to load. When  $S_2$  is turned off by the gate voltage  $v_{GS2}$ , Mode IV ends.

### E. Mode V ( $t_4 < t < t_5$ )

Current  $i_p$  reaches a peak value at the time instant of turning off  $S_2$ . For maintaining flux balance in  $L_p$ ,  $i_p$  will be diverted from  $S_2$  to flow through  $C_{DS1}$  and  $C_{DS2}$  when  $S_2$  is turned off.  $C_{DS1}$  and  $C_{DS2}$  are discharged and charged, respectively. Current  $i_b$  is zero at the beginning of this mode, and will start to increase when the voltage across  $C_{DS1}$  ( $v_{DS1}$ ) decreases to be lower than  $V_{dc} - V_o$ , that is the voltage across  $L_b$  becomes positive. As  $v_{DS1}$  reaches  $-0.7$  V,  $D_{S1}$  turns on and Mode V ends.

### F. Mode VI ( $t_5 < t < t_6$ )

At the beginning of Mode VI,  $v_{DS1}$  is maintained at about  $-0.7$  V by the antiparallel diode  $D_{S1}$ . After the short dead time,  $S_1$  is turned on by  $v_{GS1}$ . If the on-resistance of  $S_1$  is small enough, most of  $i_p$  will flow through  $S_1$  in the direction from its source to drain. Neglecting this small value of  $v_{DS1}$ , the voltage imposed on  $L_p$  and  $L_b$  can be respectively expressed as

$$v_p(t) = v_{rec}(t) - V_{dc} = V_m |\sin(2\pi f_L t)| - V_{dc} \quad (5)$$

$$v_b(t) = V_{dc} - V_o. \quad (6)$$

For a boost converter, the dc-link voltage  $V_{dc}$  is higher than the rectified voltage  $v_{rec}$ . Neglecting the short turning off transition of  $S_2$ ,  $i_p$  can be expressed as:

$$i_p(t) = i_p(t_4) - \frac{V_m |\sin(2\pi f_L t)| - V_{dc}}{L_p}(t - t_4) \quad (7)$$

On the contrary, the voltage across  $L_b$  is positive to make  $i_b$  rise from zero.

$$i_b(t) = \frac{V_{dc} - V_o}{L_b}(t - t_4) \quad (8)$$

In Mode VI,  $i_p$  is higher than  $i_b$ . There are two loops for  $i_p$ . Parts of  $i_p$  flow through  $S_1$  to charge the dc-link capacitor  $C_{dc}$  and the rest are equal to  $i_b$  and flow into the buck converter. This mode ends when  $i_b$  rises to become higher than  $i_p$ .

### G. Mode VII ( $t_6 < t < t_7$ )

In Mode VII,  $i_b$  is higher than  $i_p$ . There are two loops for  $i_b$ . Parts of  $i_b$  are equal to  $i_p$  and flow into the boost converter, while the rest flow through  $S_1$ . The current direction in  $S_1$  is naturally changed, i.e. from drain to source. The voltage and current equations for  $v_p$ ,  $v_b$ ,  $i_p$  and  $i_b$  are the same as (5) – (8). Current  $i_b$  increases continuously while  $i_p$  keeps decreasing. The circuit operation enters next mode as soon as  $i_p$  decreases to zero.

### H. Mode VIII ( $t_7 < t < t_8$ )

$S_1$  remains on and  $i_b$  keeps increasing. This mode ends at the time when  $v_{GS1}$  becomes a low level to turn off  $S_1$  and, the circuit operation returns to Mode I of the next high-frequency cycle.

Based on the circuit operation, prior to turning on one active switch, the output capacitance is discharged to about  $0.7$  V by the inductor current. Then, the intrinsic body diode of the active switch turns on to clamp the active voltage at nearly zero voltage. By this way, each active switch achieves ZVS operation.

The reason for operating the buck converter at DCM is explained below. In operation Mode II,  $i_p$  rises and  $i_b$  decreases. It should be noted that  $i_p$  rises in proportion to the input voltage and has a small peak in the vicinity of zero-cross point of the input voltage. If the buck converter is operated at continuous-conduction mode (CCM),  $i_b$  could keep higher than  $i_p$ . On this condition, the circuit operation would not enter into Mode III and Mode IV, and  $v_{DS1}$  is maintain at about  $V_{dc}$ . When  $S_1$  is turned on,  $i_b$  is diverter from  $S_2$  to  $S_1$ .  $C_{DS1}$  is discharged at a high voltage of  $V_{dc}$ , resulting a spike current and high switching losses.




Fig. 4. Theoretical waveforms of the proposed converter.

### III. CIRCUIT ANALYSIS

According to the circuit operation in the previous section, it can be seen that the antiparallel diode of the active switch of one converter serves as the freewheeling diode of the other converter. In spite of it, the features of the boost and the buck converter can be retained. Therefore, the two converters can be analyzed separately.

#### A. Boost-Converter-Type Power-Factor Corrector

The boost-inductor current  $i_p$  increases from zero and reaches a peak value at the end of Mode IV. In practical, the frequency of the input line voltage,  $f_L$ , is much lower than that of the converters. It is reasonable to consider the rectified input voltage  $v_{rec}$  as a constant over a high-

frequency cycle. From (4), the peak values of  $i_p$  can be expressed as

$$i_{p,peak}(t) = \frac{V_m |\sin(2\pi f_L t)|}{L_p} (t_4 - t_0) = \frac{V_m |\sin(2\pi f_L t)| T_s}{2L_p} \quad (9)$$

where  $T_s$  is the high-frequency switching period. At the beginning of Mode V,  $i_p$  start to decrease. Eq. (7) can be rewritten as

$$i_p(t) = \frac{V_m |\sin(2\pi f_L t)| T_s}{2L_p} - \frac{V_m |\sin(2\pi f_L t)| - V_{dc}}{L_p} (t - 0.5T_s). \quad (10)$$

From (10), the duration of the interval during which  $i_p$  decreases from the peak value to zero is described by

$$t_{p,off}(t) = \frac{0.5T_s V_m |\sin(2\pi f_L t)|}{V_{dc} - V_m |\sin(2\pi f_L t)|}. \quad (11)$$

In order to operate the boost converter at DCM,  $t_{p,off}(t)$  must always be less than half of the switching period.

$$t_{p,off}(t) \leq 0.5T_s. \quad (12)$$

Combining (11) and (12),  $V_{dc}$  should be high enough to ensure DCM operation over an entire input line-frequency cycle, as follows:

$$V_{dc} \geq 2V_m. \quad (13)$$

The conceptual waveform of  $i_p$  is shown in Fig. 5. It is noted that the peak values of  $i_p$  follow a sinusoidal envelope. The average value of  $i_p$  over a high-frequency cycle is given by

$$\bar{i}_p(t) = \frac{(0.5T_s + t_{p,off}(t)) \cdot i_{p,peak}(t)}{2T_s}. \quad (14)$$

It results in (15) by substituting (9) and (11) into (14).

$$\bar{i}_p(t) = \frac{V_m |\sin(2\pi f_L t)|}{8 \cdot L_p \cdot f_s} \cdot \frac{1}{1 - \frac{1}{k} \cdot |\sin(2\pi f_L t)|} \quad (15)$$

where the index  $k$  is defined as

$$k \equiv \frac{V_{dc}}{V_m}. \quad (16)$$

Considering the effect of diode-bridge rectification and the low-pass filter that can remove the high-frequency contents of  $i_p$ , the input current  $i_{in}$  is equal to the average value of  $i_p$ , as follows:

$$i_{in}(t) = \frac{V_m \sin(2\pi f_L t)}{8 \cdot L_p \cdot f_s} \cdot \frac{1}{1 - \frac{1}{k} \cdot |\sin(2\pi f_L t)|}. \quad (17)$$

It can be seen that  $i_{in}$  will be close to a sinusoidal waveform at a large value of  $k$ . In other words,  $V_{dc}$  should be

high enough to have a sinusoidal input current. Using (16) and (17), the input power can be obtained by taking average of the instantaneous product of the input voltage and current over one line-frequency cycle.

$$P_{in} = \frac{1}{\pi} \int_0^\pi V_m \sin(2\pi f_L t) \cdot i_{in}(t) d(2\pi f_L t) = \frac{V_m^2}{8 \cdot L_p \cdot f_s} \cdot y \quad (18)$$

where  $y$  is expressed in (19), as follows: [4]

$$y = \int_0^\pi \frac{\sin^2 \theta}{1 - \frac{1}{k} \sin \theta} d\theta = \frac{k^3}{\sqrt{k^2 - 1}} \left( 1 + \frac{2}{\pi} \sin^{-1} \frac{1}{k} \right) - k^2 - \frac{2}{\pi} \cdot k \quad (19)$$

Assuming a circuit efficiency of  $\eta$ , the output power can be expressed as

$$P_o = \frac{\eta V_m^2}{8 \cdot L_p \cdot f_s} \cdot y \quad (20)$$

The root-mean-squared value of the input current is calculated by using (17).

$$I_{in,rms} = \sqrt{\frac{1}{\pi} \int_0^\pi i_{in}^2(t) \cdot d(2\pi f_L t)} = \frac{V_m}{8\sqrt{\pi} \cdot L_p \cdot f_s} \cdot \sqrt{z} \quad (21)$$

where  $z$  is expressed in (22), as follows: [5]




Fig. 5. Conceptual waveform of the boost-inductor current.




Fig. 6. Power factor versus  $k$ . ( $k = V_{dc}/V_m$ ).

$$z = \int_0^\pi \left( \frac{\sin \theta}{1 - \frac{1}{k} \sin \theta} \right)^2 d\theta \quad (22)$$

$$= \frac{2k^4}{k^2 - 1} + \pi k^2 + \frac{2k^3(2 - k^2)}{(k^2 - 1)^{3/2}} \cdot \left[ \frac{\pi}{2} + \tan^{-1} \left( \frac{1}{\sqrt{k^2 - 1}} \right) \right] \quad (18)$$

Since the input voltage is purely sinusoidal, the power factor defined as the ratio of input power to the product of the root-mean-squared values of input voltage and current can be obtained by using (18) and (21).

$$PF = \frac{P_{in}}{\frac{V_m}{\sqrt{2}} I_{in,rms}} = \frac{\sqrt{2\pi} y}{\sqrt{z}} \quad (23)$$

The power factor as a function of  $k$  is calculated and plotted in Fig. 6 by using (19), (22) and (23). As shown, high power factor can be achieved at a high-valued  $k$ . From (13), the index  $k$  should be higher than 2. In this situation, power factor is better than 0.99.

### B. Buck Converter

For DCM operation,  $i_b$  rises from zero. Neglecting the short transition of turning off  $S_2$ , the rising time of  $i_b$  is equal to  $0.5T_s$ . From (8),  $i_b$  has a peak value that is equal to

$$i_{b,peak} = \frac{(V_{dc} - V_o) T_s}{2L_b} \quad (24)$$

The current  $i_b$  starts to decrease when  $S_1$  is turned off. By using (3), the time duration for  $i_b$  decreasing from the peak value to zero is given by

$$t_{b,off} = \frac{(V_{dc} - V_o) T_s}{2V_o} \quad (25)$$

For fulfilling DCM operation,  $t_{b,off}$  should be less than  $0.5T_s$ . This leads to

$$V_{dc} \leq 2V_o \quad (26)$$

AS shown in Fig. 4,  $i_b$  is with a triangular waveform and its average value can be derived by using (24) and (25).

$$\bar{i}_b = \frac{(0.5T_s + t_{b,off}) i_{b,peak}}{2T_s} = \frac{(V_{dc} - V_o) V_{dc} T_s}{8L_b V_o} \quad (27)$$

At steady-state operation, the average value of  $i_b$  will be equal to the output current.

$$\bar{i}_b = I_o = \frac{V_o}{R_o} \quad (28)$$

Combining (27) and (28), the formula of  $L_b$  for DCM operation is derived, as follows:



$$L_b = \frac{(V_{dc} - V_o)V_{dc}T_s}{8V_oI_o} = \frac{(V_{dc} - V_o)V_{dc}}{8P_o f_s} \quad (29)$$

#### IV. DESIGN EXAMPLE AND EXPERIMENTAL RESULTS

An illustrative example for driving sixty 1-W high-brightness LEDs is provided. These LEDs are connected in series. The rated voltage and current of each LED are 3.6 V and 0.28 A, respectively. Table I lists the circuit specifications. The input voltage is 110 V<sub>rms</sub> ± 10%. The switching frequency is 50 kHz at rated power operation. In this design example, both converters are designed to operate at DCM. The circuit parameters are designed as follows.

##### A. Parameters Design

From (13) and (26),  $V_{dc}$  should be limited between  $2V_m$  to  $2V_o$ . Taking the consideration of 10% input voltage fluctuation,  $V_{dc}$  is chosen to be

$$V_{dc} = 360 \text{ V.}$$

In this case,  $k$  is calculated to be 2.3. From Fig. 6, the power factor higher than 0.99 can be expected.

Assuming 95% circuit efficiency,  $L_p$  and  $L_b$  can be calculated by using (18) and (29) respectively.

$$L_p = \frac{0.95 \times 155^2}{8 \times 50 \times 10^3 \times 60} \cdot \left[ \frac{k^3}{\sqrt{k^2 - 1}} \left( 1 + \frac{2}{\pi} \sin^{-1} \frac{1}{k} \right) - k^2 - \frac{2}{\pi} k \right] \\ = 0.76 \text{ mH} \quad (k = 2.3)$$

$$L_b = \frac{(360 - 216) \times 360}{8 \times 216 \times 0.28 \times 50 \times 10^3} = 2.14 \text{ mH.}$$

$L_m$  and  $C_m$  are designed to perform as a low-pass filter to filter out the high-frequency components of the boost-inductor  $i_p$ . By rule of thumb, the natural frequency of a low-pass filter is about 1 decade below the switching frequency. Here, the natural frequency is designed to be 5 kHz, and  $L_m$  and  $C_m$  are determined to be

$$L_m = 2.16 \text{ mH}, C_m = 0.47 \text{ } \mu\text{F}.$$

##### B. Dimming operation

The LED had been tested at different power. Fig. 7 shows its  $V$ - $I$  curve. Based on these experimental results, the LED voltage as a function of output power can be expressed as

$$V_o = 0.0003P_o^3 - 0.0407P_o^2 + 2.4742P_o + 150 \quad (30)$$

For dimming operation, the output voltage is adjusted to regulate the LED current. As shown in (20),  $P_o$  is functions of  $y$  and  $f_s$ . From (19), the parameter  $y$  would vary slightly when  $k$  is in the neighbor of 2.3. Hence, it is reasonable to assume that  $P_o$  is inversely proportional to the switching frequency. By using (29),  $V_{dc}$  can be expressed as

$$V_{dc} = \frac{V_o + \sqrt{V_o^2 + 32L_bP_o f_s}}{2} \quad (31)$$

Fig. 8 shows the theoretical curves of  $V_{dc}$  and  $f_s$  versus  $P_o$ . Using (30) and (31), if the LED is dimmed from 100% to 30% rated power, the switching frequency would vary from 50 kHz to 167 kHz. The dc-link voltage and the output voltage vary from 360 V to 336 V and 216 V to 183.1 V. During the dimming operation, (13) and (26) are satisfied to ensure both converters operate at DCM. In other words, the inductor current of one converter will decline to zero before turning off the active switch of the other converter. It ensures the intrinsic body diode of one active switch will be turned on to flow the inductor current when the other active switch is turned off. By this way, ZVS operation can be achieved within the dimming range.

A prototype circuit is built and tested. Table II lists the circuit parameters. Since the  $I$ - $V$  characteristic of an LED is similar to that of a diode, a small variation in the LED voltage will result in a significant change in its current. Generally, constant current control with low-frequency pulse-width modulation is usually used to realize LED

TABLE I. CIRCUIT SPECIFICATIONS.

Input Line Voltage, $v_{in}$	110 V <sub>rms</sub> ± 10%, 60 Hz
High Switching Frequency, $f_{s1}, f_{s2}$	50 kHz
Output Power, $P_o$	60 W
Output Voltage, $V_o$	216 V (= 3.6 V × 60)
Output Current, $I_o$	0.28 A




Fig. 7.  $V$ - $I$  curve of tested LED.




Fig. 8.  $V_{dc}$  and  $f_s$  versus  $P_o$ .

dimming. However, it requires complicated circuit to precisely detect the peak value of the pulsed LED current. In this prototype circuit, sixty LEDs are connected in series and then, more voltage change is needed to dim the LED. It makes the series-connected LEDs can be easily dimmed by voltage control. Fig. 9 shows the closed-loop control circuit that mainly consists of a double-ended controller (L6599) for half-bridge topology and a photocoupler (PC817). The L6599 provides a pair of gate voltages with fixed dead time (0.3 $\mu$ s) to drive both active switches. Output voltage regulation is obtained by modulating the switching frequency. The feedback signal of the output voltage is transferred to pin 4 of the L6599 via the phototransistor of the optocoupler to modulate the switching frequency. The output voltage is varied by adjusting the variable resistor VR1 for dimming LED.

Fig. 10 to Fig. 13 shows voltage and current waveforms that are measured at rated output power. Fig. 10 shows the waveforms of the input voltage, the input current and the boost-converter current. It is seen that the boost converter operates at DCM over an entire cycle of the line voltage. The input current is close to a sinusoidal waveform. Besides, the input current and the input voltage are in phase with each other. High power factor and low THDi can be achieved. The measured power factor and THDi are 0.995 and 9.25%, respectively. It complies with the standards of IEC 61000-3-2 class D. Fig. 11 shows the waveforms of the output voltage and output current. The measured values well satisfy the theoretical prediction. The inductor-current waveforms of both converters are shown in Fig. 12. Both converters operate at DCM. Fig. 13 shows the voltage and current waveforms of the active switches which are measured at the peak point and the zero-crossing point of the input-line voltage, respectively. As shown, both active switches are switched on at nearly zero voltage. With ZVS operation at both active switches, the circuit efficiency is as high as 94.8%. It is noted that  $i_p$  is almost zero at the zero-crossing point of the AC voltage and cannot fully discharge the output capacitance of  $S_1$  within the deadtime. When  $S_1$  is turned on at the end of deadtime, the remaining charges in

the output capacitance rapidly flow through  $S_1$ , resulting in a spike current, as shown in Fig. 13 (b). Since the non-ZVS operation only happens at the zero-crossing point of the AC input, it insignificantly impairs the circuit efficiency. In order to know how much efficiency can be improved with proposed circuit, a two-stage boost+buck prototyped circuit is built and tested with the same circuit specification as the proposed circuit. At 50 kHz switching frequency, the measure efficiency of the two-stage circuit is 90.7%.

The measured curves of power factor, THDi and circuit efficiency over a load range from 30% to 100% rated power are shown in Fig. 14. Power factor is close to unity over the wide load range, while THDi increases dramatically when the output power is less than 50% rated power. Since the output power is inversely proportional to the switching frequency, more circuit losses would happen at light load. The circuit efficiency drops to 0.84 at 30 % rated power.

TABLE II. CIRCUIT PARAMETERS.

Filter Inductor $L_m$	2.16 mH
Filter Capacitor $C_m$	0.47 $\mu$ F
Boost Inductor $L_p$	0.76 mH
DC-Link Capacitors $C_{dc}$	100 $\mu$ F
Buck Inductor $L_b$	2.14 mH
Buck Capacitor $C_o$	100 $\mu$ F
Active Switches $S_1, S_2$	IRF840
Diodes $D_s$	MUR460




Fig. 10. Waveforms of  $v_{in}$ ,  $i_{in}$  and  $i_p$  ( $v_{in}$ : 200 V/div,  $i_{in}$ ,  $i_p$ : 2 A/div, time: 5 ms/div).





Fig. 9. Control circuit.








Fig. 11. Waveforms of  $V_o$  and  $I_o$  ( $V_o$ : 100 V/div,  $I_o$ : 0.1 A/div, time: 5 ms/div).






Fig. 12. Waveforms of  $i_p$  and  $i_b$  ( $i_p$ ,  $i_b$ : 2 A/div, time: 10 us/div).



(a)



(b)

Fig. 13. Waveforms of  $v_{DS1}$ ,  $i_{S1}$ ,  $v_{DS2}$ , and  $i_{S2}$  at (a) the peak point and (b) the zero-crossing point of the input-line voltage ( $v_{DS1}$ ,  $v_{DS2}$ : 200 V/div,  $i_{S1}$ ,  $i_{S2}$ : 2 A/div, time: 5 us/div).




Fig. 14. Measured power factor, THDi and circuit efficiency for different output power.

## V. CONCLUSIONS

A high efficiency ZVS ac/dc converter that integrates a boost converter and a buck converter is proposed. By freewheeling the inductor currents of the converters to flow through each of the intrinsic diodes of the MOSFETs, both active switches are turned on at ZVS. It assures high circuit efficiency. The boost converter is designed to operate at DCM to perform the function of PFC. It requires that dc-link voltage should be higher than two times of the amplitude of input voltage. The buck converter further regulates the dc-link voltage to obtain a stable dc voltage with low ripple. Experimental results based on the 60-W prototype circuit show that high circuit efficiency, high power factor and low THDi can be achieved over a wide load range. A circuit efficiency of 94.8%, power factor of 0.995 and a THDi of 9.25% are measured at rated output power.

## REFERENCES

- [1] J. M. Alonso, J. Viña, D. G. Vaquero, G. Martínez, and R. Osório, "Analysis and design of the integrated double buck-boost converter as a high-power-factor driver for power-LED lamps," *IEEE Trans. Ind. Electron.*, vol. 59, no. 4, April 2012, pp. 1689-1697.
- [2] M. Z. Youssef, and P. K. Jain, "A novel single stage AC-DC self-oscillating series-parallel resonant converter," *IEEE Trans. Power Electron.*, vol. 21, no. 6, Nov. 2006, pp. 1735-1744.
- [3] H. L. Cheng, C. S. Moo, and W. M. Chen, "A Novel single-stage high-power-factor electronic ballast with symmetrical topology," *IEEE Trans. Industrial Electron.*, vol. 50, no. 4, pp. 759-766, Aug. 2003.
- [4] T. J. Liang, S. C. Kang, C. A. Cheng, R. L. Lin, J. F. Chen, "Analysis and design of single-stage electronic ballast with bridgeless PFC configuration," 29th Annual Conference on IEEE Industrial Electronics Society (IECON 2003), 2003, pp. 502-508.
- [5] K. H. Liu and Y. L. Lin, "Current waveform distortion in power factor correction circuits employing discontinuous-mode boost converters," *IEEE Power Electronics Specialists Conf.*, 1989, pp. 825-829.
- [6] A. S. Morais, C. A. Gallo, F. L. Tofoli, E. A. A. Coelho, L. C. Freitas, V. J. Farias, J. B. Vieira, "An electronic ballast employing a boost half-bridge topology," *IEEE Applied Power Electronics Conference and Exposition 2004, APEC '04*, pp.170-175.
- [7] C. K. Tse, M. H. L. Chow, and M. K. H. Cheung, "A family of PFC voltage regulator configurations with reduced redundant power

- processing," *IEEE Trans. Power Electron.*, vol. 16, no. 6, Nov. 2001, pp. 794–802.
- [8] S. S. Lee, S. W. Choi, and G. W. Moon, "High-efficiency active-clamp forward converter with transient current build-up (TCP) ZVS technique," *IEEE Trans. Ind. Electron.*, vol. 54, no. 1, Feb. 2007, pp. 310–318.
- [9] F. Zhang, J. Ni, and Yi Yu, "High power factor AC-DC LED driver with film capacitors," *IEEE Trans. Power Electron.*, vol. 28, no. 10, Oct. 2013, pp. 4831–4840.
- [10] M. Arias, M. F. Diaz, D. G. Lamar, D. Balocco, A. A. Diallo, and J. Sebasti'an, "High-efficiency asymmetrical half-bridge converter without electrolytic capacitor for low-output-voltage AC-DC LED drivers," *IEEE Trans. Power Electron.*, vol. 28, no. 5, Oct. 2013, pp. 2539–2550.
- [11] J. C. W. Lam, and P. K. Jain, "A high-power-factor single-stage single-switch electronic ballast for compact fluorescent lamps," *IEEE Trans. Power Electron.*, vol. 25, no. 8, Aug. 2010, pp. 2045–2058.
- [12] H. Ma, J. S. Lai, Q. Feng, W. Yu, C. Zheng, and Z. Zhao, "A novel valley-fill SEPIC-derived power supply without electrolytic capacitors for LED lighting application," *IEEE Trans. Power Electron.*, vol. 27, no. 6, June 2012, pp. 3057–3071.
- [13] E. Santi, Z. Zhang, and S. C'uk, "High frequency electronic ballast provides line frequency lamp current," *IEEE Trans. Power Electron.*, vol. 16, no. 5, Sep. 2011, pp. 667–675.
- [14] A. J. Sabzali, E. H. Ismail, M. A. Al-Saffar, and A. A. Fardoun, "New bridgeless DCM Sepic and Cuk PFC rectifiers with low conduction and switching losses," *IEEE Trans. Ind. Appl.*, vol. 47, no. 2, pp. 873–881, Mar./Apr. 2012.
- [15] M. Marvi and A. Fotowat-Ahmady, "A fully ZVS critical conduction mode boost PFC," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 1958–1965, April 2012.
- [16] B. Huang, X. Ma, G. Torrico, and Y. Liang, "High efficiency telecom rectifier designed for wireless communication networks," *IEEE 33rd International Telecommunications Energy Conference (INTELEC)*, 2011, pp. 1–6.
- [17] J. W. Yang and H. L. Do, "High-efficiency ZVS AC-DC LED driver using a Self-Driven synchronous rectifier," *IEEE Trans. Circuits and Systems—I: Regular Papers*, vol. 61, no. 8, pp. 2505–2512, Aug. 2014.
- [18] S. K. Ki, and D. D. C. Lu, "A high step-down transformerless single-stage single-switch ac/dc converter," *IEEE Trans. Power Electron.*, vol. 28, no. 1, Jan. 2013, pp. 36–45.
- [19] R. T. Chen, Y. Y. Chen, and Y. R. Yang, "Single-stage asymmetrical half-bridge regulator with ripple reduction technique," *IEEE Trans. Power Electron.*, vol. 23, no. 3, pp. 1358–1369, May. 2008.
- [20] T. F. Wu, J. C. Hung, S. Y. Tseng, and Y. M. Chen, "A single-stage fast regulator with PFC based on an asymmetrical half-bridge topology," *IEEE Trans. Ind. Electron.*, vol. 52, no. 1, pp. 139–150, Feb. 2005.
- [21] C. S. Moo, H. L. Cheng, and Y. N. Chang, "Single-stage high-power-factor dimmable electronic ballast with asymmetrical pulse-width-modulation for fluorescent lamps," *IEE Proceedings- Electric Power Applications*, vol. 148, issue: 2, pp. 125–132, March 2001.
- [22] R. T. Chen and Y. Y. Chen, "Single stage push pull boost converter with integrated magnetics and input current shaping technique," *IEEE Trans. Power Electron.*, vol. 21, no. 5, pp. 1193–1203, Sep. 2006.
- [23] K. W. Seok, and B. H. Kwon, "A novel single-stage half-bridge ac-dc converter with high power factor," *IEEE Trans. Ind. Electron.*, vol. 48, no. 6, pp. 1219–1225, Dec. 2001.
- [24] G. Moschopoulos and P. K. Jain, "Single-phase single-stage power-factor-corrected converter topologies," *IEEE Trans. Ind. Electron.*, vol. 52, no. 1, pp. 23–35, Feb. 2005.
- [25] D. L. O'Sullivan, M. G. Egan, and M. J. Willers, "A family of single-stage resonant ac/dc converters with PFC," *IEEE Trans. Power Electron.*, vol. 24, no. 2, pp. 398–408, Feb. 2009.
- [26] C. Qiao and K. M. Smedley, "A topology survey of single-stage power factor corrector with a boost type input-current shaper," *IEEE Trans. Power Electron.*, vol. 16, no. 3, pp. 360–368, May 2001.
- [27] L. Huber, J. Zhang, M. M. Jovanovic, and F. C. Lee, "Generalized topologies of single-stage input-current-shaping circuits," *IEEE Trans. Power Electron.*, vol. 16, no. 4, pp. 508–513, Jul. 2001.
- [28] S. Korotkov, R. Miftakhutdinov, A. Nemchinov, and, S. Fraidlin "Asymmetrical half-bridge in a single stage PFC AC/DC converter," in *Proc. IEEE APEC'97*, 1997, pp. 484–488.
- [29] M. M. Jovanovic, D. M. C. Tsang, and F. C. Lee, "Reduction of voltage stress in integrated high-quality rectifier-regulators by variable-frequency control," *IEEE Applied Power Electronics Conference*, 1994, pp. 569–575.
- [30] R. Xinbo and F. Liu, "An improved ZVS PWM full-bridge converter with clamping diodes," in *Proc. IEEE Power Electron. Spec. Conf.*, 2004, pp. 1476–1481.
- [31] M. Delshad, B. Fani, "A new active clamping soft switching weinberg converter," *IEEE Symposium on Industrial Electronics and Applications (ISIEA 2009)*, 2009, pp. 910–913.
- [32] Y. C. Hsieh, M. R. Chen, H. L. Cheng, "An Interleaved Flyback Converter Featured with Zero-Voltage-Transition," *IEEE Trans. Power Electron.*, vol. 26, no. 1, pp. 79–84, Jan. 2011.
- [33] A. Acik and I. Cadirci, "Active clamped ZVS forward converter with soft-switched synchronous rectifier for high efficiency, low output voltage applications," *Proc. Inst. Electr. Eng.—Electr. Power Appl.*, vol. 150, no. 2, pp. 165–174, Mar. 2003.
- [34] C. M. Duarte and I. Barbi, "An improved family of ZVS-PWM active clamping DC-to-DC converters," *IEEE Trans. Power Electron.*, vol. 17, no. 1, pp. 684–691, Jan. 2002.
- [35] C. M. Wang, C. H. Lin, and T. C. Yang, "High-power-factor soft-switched dc power supply system," *IEEE Trans. Power Electron.*, vol. 26, no. 2, pp. 647–654, Feb. 2011.
- [36] A. Mousavi, P. Das, and G. Moschopoulos, "A comparative study of a new ZCS DC–DC full-bridge boost converter with a ZVS active-Clamp converter," *IEEE Trans. Power Electron.*, vol. 27, no. 3, pp. 1347–1358, March 2012.