

31/7/23

* Questions to be noted.

- level - (1-4) ✓ ① Control, ② Machine ③ System software
 ④ Assembly lang

High level Code → Machine Code (Binary)

* NHIC, Patterson

$$1) \underset{\text{base 5}}{(100)} + \underset{\text{base 5}}{(304)} = \underset{\text{base 5}}{(404)}$$

$$\begin{aligned} & 1 \times b^2 + 0 \times b^1 + 0 \times b^0 + 3 \times b^2 + 0 \times b^1 + 4 \times b^0 \\ & \Rightarrow b^2 + 3b^2 + 4 = 4b^2 + 4 \end{aligned}$$

$$2) \underset{10}{(78)} = ?_7$$

$$\begin{aligned} & 7 \times 7^1 + 8 \times 7^0 = (?)_7 \\ & 49 + 8 = (?)_7 \end{aligned}$$

$$\begin{array}{r} 7 | 78 \\ 7 | 11 - 1 \\ 7 | 1 - 4 \\ \hline 1 | 0 - 1 \end{array} \quad \begin{array}{l} \text{Decimal} \\ \downarrow \\ \text{Binary radix} \end{array}$$

$$3) \underset{24}{\begin{smallmatrix} 11001 \\ 2^4 2^3 2^2 2^1 2^0 \end{smallmatrix}} \rightarrow 1 \times 2^4 + 2^3 + 1 \times 2^0$$

$$\begin{array}{r} \rightarrow 00110 \\ + 1 \\ \hline 00111 \end{array}$$

- ① check +/-
 ② invert all no's

③ add 1

2's complement
↓ decimal

$$\begin{array}{r} 2 | 3 | \\ 2 | 1 | - 1 \\ \hline 0 - 1 \end{array}$$

$(\varnothing \times 2^6 D)_{16}$

0000

$$\begin{array}{r} 2 | 120 \\ 2 | 60 = 0 \\ 2 | 30 \rightarrow 0 \\ 2 | 15 \rightarrow 0 \\ 2 | 7 \rightarrow 1 \\ 2 | 3 \rightarrow 1 \\ 2 | 1 = 1 \end{array}$$

decimal-binary

$$\begin{array}{r} 2 | 66 \\ 2 | 33 \rightarrow 0 \\ 2 | 16 \rightarrow 1 \\ 2 | 8 \rightarrow 0 \\ 2 | 4 \rightarrow 0 \\ 2 | 2 \rightarrow 0 \end{array}$$

$$\begin{array}{r} 2 | 120 \\ 2 | 60 \rightarrow 0 \\ 2 | 30 \rightarrow 0 \\ 2 | 15 \rightarrow 0 \\ 2 | 7 \rightarrow 1 \\ 2 | 3 \rightarrow 1 \\ 2 | 1 = 1 \end{array}$$

$$0.111000 \times 10^{-3} + 10^{-2} + 10^{-1}$$

$(0 \times 2 \in D)$

Group of 4

hexa
↓
Binary

Group of 4

69.08 decimal

169.

2|68

2|120

2|60 - 0

2|30 - 0

2|15 - 0

2|7 - 1

2|3 - 1

2|1 - 1

2|0 - 1

2|2
2|1 - 0
0 - 1

2|34 - 0

2|17 - 0

2|8 - 1

2|4 - 0

2|2 - 0

2|1 - 0

0 - 1

10.00100

(111 1000) . 0 1000101 (1000100)

11110000000010 | 1000101 | 1000100

0 1 2 - 9, A, B, C, D, E, F

10 11 12 13 14 15

~~Q~~
~~2|11~~
~~1 - 0~~
~~2|6 - 1~~
~~2|3 - 0~~
~~2|1 - 1~~
~~2|0 - 1~~
~~0 - 0~~
~~1110~~

00 10 1110 1101

⑤

11011 1101 $(abc)_X = (124)_{10}$

0101

10010

$124 = ax^2 + bx + c$

+ 124

$124 = 4x^2 + 4x + 0$

25

10)

64

63

2/32

~~2/16 - 4~~~~2/8 - 2~~~~2/4 - 1~~~~2/2 - 1~~~~2/1 - 0~~~~0~~~~0 1 1 1 1 1
+ 0 0 0 0 0 0

1 0 0 0 0 0~~~~1 0 0 0 0 0~~~~0 1 0 0 0 0 0 0~~~~1 0 1 1 1 1 1 1~~~~1 1 1 1 1 1 1 1~~~~1 1 0 0 0 0 0 0~~~~0 0 1 1 1 1 1 1~~~~1 0~~

-32

-3 -2 -1

10

-32 + to 31

-25 + to 28

31

2/31

2/15 - 1

2/7 - 1

2/3 - 1

2/1 - 1

10 - 1

~~0 1 0 0 0 0~~~~(32) 0 1 1 1 1 1~~~~1 1 1 1 1 1 1 1
+ 1 0 0 0 0 0 0 0

0 0 1 1 1 1 1 1~~~~1 1 0 0 0 0 0 0~~

* Popular Analog Computer - ?

↳ Bantai Mantar

Analog Comp \gg Digital Comp [some aspects]

finite no. of states in Digital Comp

You can't predict no. of states in analog comp

finite no. of configurations Ex: playing chess
Ex: footballAs soon as counting, what is no. of states
(Reliable)

(On computable numbers)



If u give input, o/p will come or not
& what is it in certain time.

Digital Computer →




✓
you can
do only
certain
no. of things

Set of States → Finite State Machine.
↓
Configurations (bits)

* (Dark Silicon)



logic Computations




Von-neumann
Bottle Neck.


* Solving Von-neumann Bottle Neck:

→ Harvard Architecture


→ Modified Harvard Architecture



Von-Neumann



- * Von-neumann asking to it can transfer should be there.
↳ everything depends upon definition of states (1, 2, 3, 4).
- * All states are practically there.
- Alan Turing
- finite states, Non-Neumann → Tape is constraint
- * Memory (Tape) → finite in size
- Processor (head) → No Rules
↳ head to move to other state.



- * CPU and memory are not co-located bcz it is essential for entire computer to transition through finite states. If the CPU & Memory



are distinct then processor can only get finite no. of information allowing it to transition to a deterministic state.

* What if we constraint head.

Alternate of Von-Neumann architecture is Dataflow Computer. → BigData

Data flows to the Computer.

* Memory is Infinite.

Von-Neumann Architecture.

- ① Compute of data are kept separate
- ② Thin link connects the 2 which is sufficient for state transitions of the machine
- ③ Thin link is a bottleneck which can be handled by,

a) Harvard / Modified Harvard
Architectures
Introduce [cache's]

b) Multi-threading

c) Near memory processing

d) In-memory processing

* searching → indeterministic ??

→ only integers, that's do possible.

* Sudoku - indeterministic [can write program but chances of not giving o/p]

Instruction Set Architecture (ISA)

Turing completeness:

Any Machine that can simulate a generic set of problems solvable by a Turing Machine.

The Machine is turing if after sometime the machine stops.

→ HALTING

VHM

Engg side
but
theoretical
practising
memory

What is Machine?

* A language to define a machine.
mathematical

* A unification of all languages is required.

* $10110101 \rightarrow$ Instruction

executes in an CPU.

* Executable file → In which is not program

compile → executable file

text $\xrightarrow{\text{with}} 1100 \rightarrow$ executable file

↳ Not executed.

Execution? Interpretation of CPU. [Understand]

Greek → E.g. Interpret X

Processing ✓ (Movement of mouth)

$(11011)0101001$

↓
add

↳ mnemonic (symbol) → 1st high-level language
based language language

① Designed the mathematical lang

② Engineers Machine

Mathematical

lang → 1101...

* Compiler - Translation of English-to low-level lang
(110...)

* Instruction - Executes in an CPU.

↳ Interpretation of CPU.

[C language] → (mnemonic level)

↓ compiler


] compiler

Different
binary

[Binary
(for
IBM)]

[Binary
(for
HP)]

Mnemonic-based language → Assembly language



Secret

Binary

ISA

FILL



Assembly



ISA



Binary

→ Assembler.

If I have
(Assembly lang)
Sbn

RISC CISC

$\text{SAs}_3 \rightarrow$ is a translation of lang

sbn a, b, line no.

a = a - b

if (a < 0)

goto line no.

Q) Do ($a+b$) using only sbn?

Initialize temp = 0

1. Sbn temp, a, 2 //temp = temp - a

2. Sbn b, temp, exit // $b = b - (-a) = b + a$

exit:

3. Instr.
 ucti on e

Q. Try to sum. $1+2+ \dots + 10$ using sbn

3 registers one = 1

temp = 0

index = 10
sum = 0

} initial values


Programming lang



1. sbn temp, temp, 2
2. sbn temp, index, 3 // $temp = temp - index$
= -index
3. sbn sum, temp, 4 // $sum = sum - temp$
 $sum = sum - (-index)$
= sum + index
4. sbn index, one, edit // $index = index - one$.
5. sbn temp, temp, 6.
6. sbn, temp, one; → When there are no computers.
edit:

→ ISA implemented
Contract b/w software & hardware.
Software engg don't need to learn hardware.

Instruction set Architecture (ISA)



→ Legacy codebases

Assem

Application Binary

Software

Binary of Hardware

(ABI)

→ Hardware people don't want to reveal Binary

$$a = a + b \quad // \text{HLL}$$

~~symbol
mnemonic~~

load a → mnemonic → symbol
load b
add a,b
store a

* HLL Instruction \neq Assembly instrn.

10

ISA.

۱

No. of instructions

ISA₂

11

n_2 no. of instru

Nickins

14181

H/W with support for $\alpha >> \beta >> n$

~~founder of intel; moore~~

Transistor through logic circuits.

More complex → More Power, More transistors.

Less complex → More instructions

~~RISC~~ vs ~~CISC~~

low no. of

Complex

Examples:

CISC → x86 (IA64) → Linux
x32 (IA32)

13A

RISC → ARM

\downarrow MIPS

Not complex
instructions

CISC → no. of. inst → lower / lower no. of circuit
frequency don't know also

Used for complex, simple

Better, apart from Processor.

* CISC:

If

[X86] → ISA

ISA composed of

[] → processor

Processor

Processor

in

which, ISA, we are going to implement

* Usage

Processor

lower power constraint. Not complex, as simple as,

X86 never used in Smart Phones


According to ISA, we have to make OS.


Parameters for designing an ISA

* An instruction is called word when it is in memory.

- Design Philosophies.


OP code number





OP) OP code is a numeric identifier for the circuit which it invokes.

* Registers are temporary piece of memory which helps instruction life cycle.



Factors: 1) Memory Operations

2) No. of Instructions

* Registers are kept inside the processors to reduce main memory access.

Main memory is typically made of D-RAM & capacitor based technology.

* We minimize accesses to main-memory bcz,

(1) Von-Neumann Bottleneck.

(2) Main-memory latency

* Addressing Modes are implemented in order to minimize the time taken for searching element.

RISC → fixed, CISC → Variable length (16 byte, 8 byte, ...)

* Addressing mode of registers is DIRECT only.


Every Register has name.

If the address is in itself

* Register Addressing → return from function

* Address is also in Register.





9 bits \rightarrow 9 bits \rightarrow 512 bytes

* Memory \rightarrow byte Addressable.

Memory is always byte or word Addressable

Every byte uniquely. Every word uniquely

* Word \rightarrow It's just Instruction.

* If instruction in Memory, it is called Word.

32 bit instruction

$2^{10} = 1024 \approx 1KB$

$2^{20} = 1MB$. * Higher instruction lengths

$2^{30} = 1GB$. mainly to access larger

$2^{32} = 4GB$ memories.

* Lower size. (Simpler)

* 8bit \rightarrow 128 bit instruction \rightarrow Advantage
processors, processors, stop 8 bit.

Used based
on processor.

Instruction

Processor

Registers.

* No. of Wires $\uparrow \rightarrow$ Problem is more complex


Opcode [n₁ | n₂ | n₃ | ... | n_a] →

2 no. of partitions



2 address instruction.

2 ↑ → complexity increases.

2 ↑ → memory access ↓



$$c = a + b.$$



$$c = \frac{(a+b) \times d}{e}$$

$$c = a + b \quad c = a \times d; \quad c = a / e;$$

$$\text{these are } \downarrow \quad c = c / e;$$

* 0 address instruction is necessary when there is no general purpose registers.
↓
u can store any address.

Program Counter u can store only specific
↓
special purpose registers. data.

↓
stack or some special purpose
register

It is in main-memory.

* Opcode [] T.

$$a = 10$$

Registers.

Why I am calling address
instruction

Clock → Sequential Circuit

- If it is a Sequential Circuit → May be Memory
 - If it is a Register → Apart from I/p & O/p, there will be extra Input.
- If it is not a Sequential Circuit → Not Memory

Register can be addressed by name. [DIRECT]

Main Memory can't be addressed by name

- * Can we change addressing Mode? No.
 - All addressing modes are implemented in hardware

∴ How do we define simple & complex.

Simple Instruction?

Uniform in length (all instruction)

All computations are simpler

RISC-V

32 bit Variant → 32 registers - each 32 bits length

Length of Instruction

CISC

512 registers, 64 bit Os.

Each Register → Instruction Size
= 128 bits length

RISC

Regular

opname rd, rs, rt, Operand Registers
destination source target




3 address Register

How can rd, rs, rt registers can Interchange?
Give an example!

Why do we have 32bit Instruction set & 64 bit Instruction set?

Longer Instructions Access more Memory



AC/2
8

Addressing at word & Byte level