


COE328-Digital Systems

Name:

Dushel Perera

Part 1

Latch




```
library ieee;
use ieee.std_logic_1164.all;

Entity latch1 is
    port(a: in STD_logic_vector(7 downto 0);
         Resetn, clock: In Std_logic;
         Q: out std_logic_vector(7 downto 0));
End latch1;

Architecture Behavior OF latch1 is
begin
    process(Resetn, clock)
    begin
        if Resetn = '0' then
            Q <= "00000000";
        ELSIF clock = '0' then
            Q <= A;
        End If;
    end process;
end behavior;
```

ALU



```
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;
Entity ALU is
    port(clock : in std_logic;
         A,B: in unsigned(7 downto 0);
         student_id : in unsigned(3 downto 0);
         OP: in unsigned(15 downto 0);
         Neg: out std_logic;
         R1 : out unsigned(3 downto 0);
         R2 : out unsigned(3 downto 0));
End ALU;

Architecture calculation of ALU is
begin
    Signal Reg1, Reg2, Result: unsigned(7 downto 0):=(others=>'0');
    Signal Reg4 : unsigned(0 to 7);
    begin
        if(rising_edge(clock)) then
            Case OP is
                When "0000000000000001"=> Result <= (Reg1 + Reg2);
                When "0000000000000010"=>
                    if (Reg2>Reg1) then
                        Result <= (Reg1 + (not Reg2 + 1));
                        Neg<='1';
                    else
                        Result <= (Reg1 - Reg2);
                        Neg<='0';
                    end if;
            end Case;
        end if;
    end;
end calculation;
```

Isade
rtus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
rtus II Full Compilation was successful. 0 errors, 56 warnings

The screenshot shows a software environment with a code editor and a terminal window.

Code Editor:

```
28     Result <= (Reg1 + (not Reg2 + 1));
29     Neg<='1';
30   else Result <= (Reg1 - Reg2);
31     Neg<'0';
32   end if;
33   when "000000000000100"=> Result <= not(Reg1);
34     Neg <='0';
35   when "0000000000001000"=> Result <= Not((Reg1 AND Reg2));
36     Neg <='0';
37   when "0000000000010000"=> Result <= Not((Reg1 or Reg2));
38     Neg <='0';
39   when "0000000000100000"=> Result <= (Reg1 and Reg2);
40     Neg <='0';
41   when "0000000001000000"=> Result <= (Reg1 xor Reg2);
42     Neg <='0';
43   when "00000000010000000"=> Result <= (Reg1 or Reg2);
44     Neg <='0';
45   when "0000000010000000"=> Result <= (Reg1 xnor Reg2);
46     Neg <='0';
47   when Others> Result <= "-----";
48   end case;
49   end if;
50 end process;
51 R1 <= Result(3 downto 0);
52 R2 <= Result(7 downto 4);
53 end calculation;
54
```

Terminal Window:

```
I 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
I Full Compilation was successful. 0 errors, 56 warnings
```

SSEG

```

1 Library ieee;
2 USE ieee.std_logic_1164.all ;
3 ENTITY sseg IS
4 PORT (
5 bcd : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
6 neg : IN STD_LOGIC;
7 leds : OUT STD_LOGIC_VECTOR(0 TO 6);
8 ledss : OUT STD_LOGIC_VECTOR(0 TO 6));
9
10 END sseg;
11
12 ARCHITECTURE Behavior OF sseg IS
13 BEGIN
14 PROCESS (bcd, neg)
15 BEGIN
16
17 if(neg = '1') then
18 ledss <="0000001";
19 end if;
20 if(neg = '0') then
21 ledss <="0000000";
22 end if;
23
24 CASE bcd IS -- abcdefg
25 WHEN "0000" => leds <= "1111110" ; --0
26 WHEN "0001" => leds <= "0110000" ; --1
27 WHEN "0010" => leds <= "1101101" ; --2
28 WHEN "0011" => leds <= "1111001" ; --3
29 WHEN "0100" => leds <= "0110001" ; --4
30 WHEN "0101" => leds <= "1011011" ; --5
31 WHEN "0110" => leds <= "1011111" ; --6
32 WHEN "0111" => leds <= "1110000" ; --7
33 WHEN "1000" => leds <= "1111111" ;--8
34 WHEN "1001" => leds <= "1110011" ; --9
35 WHEN "1010" => leds <= "1110111" ; --10 A
36 WHEN "1011" => leds <= "0011111" ; --11 B
37 WHEN "1100" => leds <= "1001110" ; --12 C
38 WHEN "1101" => leds <= "0111101" ; --13 D
39 WHEN "1110" => leds <= "1001111" ; --14 E
40 WHEN "1111" => leds <= "1000111" ; --15 F
41 When others => leds <= "-----";
42
43
44
45 END CASE ;
46 END PROCESS ;
47 END Behavior ;

```

re
s II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
s II Full Compilation was successful. 0 errors, 56 warnings

```

21 ledss <="0000000";
22 end if;
23
24 CASE bcd IS -- abcdefg
25 WHEN "0000" => leds <= "1111110" ; --0
26 WHEN "0001" => leds <= "0110000" ; --1
27 WHEN "0010" => leds <= "1101101" ; --2
28 WHEN "0011" => leds <= "1111001" ; --3
29 WHEN "0100" => leds <= "0110001" ; --4
30 WHEN "0101" => leds <= "1011011" ; --5
31 WHEN "0110" => leds <= "1011111" ; --6
32 WHEN "0111" => leds <= "1110000" ; --7
33 WHEN "1000" => leds <= "1111111" ;--8
34 WHEN "1001" => leds <= "1110011" ; --9
35 WHEN "1010" => leds <= "1110111" ; --10 A
36 WHEN "1011" => leds <= "0011111" ; --11 B
37 WHEN "1100" => leds <= "1001110" ; --12 C
38 WHEN "1101" => leds <= "0111101" ; --13 D
39 WHEN "1110" => leds <= "1001111" ; --14 E
40 WHEN "1111" => leds <= "1000111" ; --15 F
41 When others => leds <= "-----";
42
43
44
45 END CASE ;
46 END PROCESS ;
47 END Behavior ;

```

: 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
: Full Compilation was successful. 0 errors, 56 warnings

Decoder

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity dec2to4 is
5 port(w: in std_logic_vector(3 downto 0);
6      En: in std_logic;
7      Y: out std_logic_vector(15 downto 0));
8 end dec2to4;
9
10 architecture Behavior of dec2to4 is
11 signal Enw: std_logic_vector(4 downto 0);
12 begin
13   Enw <= En & w;
14   with Enw select
15     y<=
16
17   "0000000000000001" when "10000",
18   "0000000000000010" when "10001",
19   "0000000000000100" when "10010",
20   "0000000000001000" when "10011",
21   "0000000000010000" when "10100",
22   "0000000000100000" when "10101",
23   "0000000001000000" when "10110",
24   "0000000001000000" when "10111",
25   "0000000100000000" when "11001",
26   "0000001000000000" when "11010",
27   "0000100000000000" when "11011";
28

```

II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
 Full Compilation was successful. 0 errors, 56 warnings


```

8   end dec2to4;
9
10 architecture Behavior of dec2to4 is
11 signal Enw: std_logic_vector(4 downto 0);
12 begin
13   Enw <= En & w;
14   with Enw select
15     y<=
16
17   "0000000000000001" when "10000",
18   "0000000000000010" when "10001",
19   "0000000000000100" when "10010",
20   "0000000000001000" when "10011",
21   "0000000000010000" when "10100",
22   "0000000000100000" when "10101",
23   "0000000001000000" when "10110",
24   "0000000001000000" when "10111",
25   "0000000100000000" when "11000",
26   "0000001000000000" when "11001",
27   "0000010000000000" when "11010",
28   "0000100000000000" when "11011",
29   "0001000000000000" when "11100",
30   "0010000000000000" when "11101",
31   "0100000000000000" when "11110",
32   "1000000000000000" when "11111";
33   "0000000000000000" when others;
34 end Behavior;


```

64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
 Full Compilation was successful. 0 errors, 56 warnings

Block Diagram



Waveform



For the first part we will first start by assigning A and B. We will get the last 4 digits of my student number which is 0425, 04 is A and 25 is B. Then by getting out latch code which includes the reset and the clock, and then run it and see if it works. The next code we will be getting is the same sseg code that we used in the past labs. As we know sseg will give us the number in binary in a seven segment. We will also use a decoder code that we used in the previous labs as well. We will then create an ALU code that we can copy from the lab manual. Lastly the last code that we will use is the FSM which we used in the previous lab. We will have to change the code up a bit by changing the states and change to starting by 0. Once we run all the codes we will then create our block diagram that is seen in the lab manual. Once we run that we will get our waveform.

Function #	Microcode	Boolean Operation / Function
1	0000000000000001	sum(A, B)
2	0000000000000010	diff(A, B)
3	00000000000000100	\bar{A}
4	0000000000001000	$\overline{A \cdot B}$
5	00000000000010000	$\overline{A + B}$
6	0000000000100000	$A \cdot B$
7	0000000001000000	$A \oplus B$
8	0000000010000000	$A + B$
9	0000000100000000	$\overline{A \oplus B}$

Table 1. ALU Core Operations for Problem 1

$$A = (04)_{16} \quad B = (25)_{16}$$

$$29 \rightarrow 10$$

$$A = (0\ 0\ 0\ 0\ 0\ 1\ 0\ 0)$$

$$B = 0\ 0\ 1\ 0\ 0\ 1\ 0\ 1$$

Addition

$$\begin{array}{r} 29 \\ + \\ (10)_{16} \\ \hline \end{array}$$

$$\begin{array}{r} \text{Subtraction} \\ - 21 \\ \downarrow \\ (15)_{16} \end{array}$$

3) Invert A

$$255 - 25 = 230 \text{ decimal}$$
$$\begin{array}{r} \downarrow \\ FF \end{array}$$

4) And

$$04 = 25 \Rightarrow \text{False} = b$$

$$255 - 0 = 255 \text{ decimal}$$
$$\begin{array}{r} \downarrow \\ FF \text{ Hex} \end{array}$$

5) $\overline{A+B}$

$$04 + 25 = 29 \text{ decimal}$$
$$255 - 29 = 226 \text{ decimal}$$
$$= (E2)_{16}$$

6) And

$$04 = 25 \Rightarrow \text{False}$$
$$(00)_{16}$$

7) $A \oplus B \quad \text{True} = 1$

$$04 \oplus 25 \Rightarrow (1D)_{16}$$

(8) W

$$\text{True} = 1 = 29$$

$$= (105)_{16}$$

9) $X_{100} \Rightarrow \text{False} = 0$

$$255 - (04 + 25)$$

$$= 226$$

$$= E2$$

The next step of part 1 is to see if our waveform is right. In the lab manual of table 1 it says what the product of our A and B will look like. Such as the first one will be the sum between the two and the second will be the subtraction. In my work above we can see that the addition of the two is 29, and the hexadecimal of that is 1D. As we can see in our waveform the first cycle the bottom shows the 1 as a seven segment and the top displays the D. Same for the next step, when you subtract each other you will get 21, in hexadecimal you get 15. We can see in the waveform it is still 1 on the bottom and the top shows 5 in a seven segment. If we carry on with my work the rest will work out.

PART 2

ALU

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;
entity ALUUpdated is
    port(clock : in std_logic;
         A,B: in unsigned(7 downto 0);
         student_id : in unsigned(3 downto 0);
         OP: in unsigned(15 downto 0);
         Neg: out std_logic;
         R1 : out unsigned(3 downto 0);
         R2 : out unsigned(3 downto 0));
end ALUUpdated;
architecture calculation of ALUUpdated is
begin
    Reg1 <= A;
    Reg2 <= B;
    process(clock,OP)
    begin
        if(rising_edge(clock)) then
            Case OP is
                when "0000000000000001"=> Result <= (Reg1&"00000010");
                when "000000000000000010"=> Result <= (shift_right(unsigned(Reg2), 2));
                Neg<='0';
            end case;
        end if;
    end process;
    Neg <= '0';
    student_id <= 0;
    R1 <= Result(3 downto 0);
    R2 <= Result(7 downto 4);
end calculation;
```

64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
Full Compilation was successful. 0 errors, 56 warnings


```
when "0000000000001000"=>
if(reg1<=reg2) then Result<= Reg1;
else Result<= Reg2;
end if;

Neg <= '0';
when "00000000000010000"=> Result <= (Reg1 ROR 2);


Neg <= '0';
when "000000000000100000"=> Result <= (NOT(Reg2));
Neg <= '0';
when "0000000000001000000"=> Result <= (Reg1 xor Reg2);
Neg <= '0';
when "00000000000010000000"=> Result <= ((Reg1 + Reg2) - 4);
Neg <= '0';
when "000000000000100000000"=> Result <= ("11111111");
Neg <= '0';
when Others=> Result <= "-----";
end case;
end if;
end process;
R1 <= Result(3 downto 0);
R2 <= Result(7 downto 4);
end calculation;
```

64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
Full Compilation was successful. 0 errors, 56 warnings

Block Diagram



Waveform



For this next part we will just have to change the ALU code to match the table that was given in the lab manual. I chose option table A so I changed the code to match that. Once we get that to run we will update our block diagram and get a new display for the waveform.

a)

Function #	Operation / Function
1	Increment A by 2
2	Shift B to right by two bits, input bit = 0 (SHR)
3	Shift A to right by four bits, input bit = 1 (SHR)
4	Find the smaller value of A and B and produce the results (Min(A,B))
5	Rotate A to right by two bits (ROR)
6	Invert the bit-significance order of B
7	Produce the result of XORing A and B
8	Produce the summation of A and B , then decrease it by 4
9	Produce all high bits on the output

For 2

I chose A)

$$A = 04 \quad B = 25$$

$$A = 01000101 \quad B = 00100101$$

1) $04 + 2 = 06$ dec



6 hex

2) shift B right 2 bits

$$00001001 = 09$$

3) shift A right by 4 bits

$$00000000 = 00$$

4) min(A, B) = 4 dec

$$= (04)_{16}$$

5) rotate A right by 2 bits

$$00000001 \quad (1)_{16}$$

6) Invert B

$$11011010$$

DS

7) A XOR B

2⁹

$$(10)_{16}$$

8) $A+B-4$

$$= 4+25-4$$

$$= 25$$

$$= (19)_{16}$$


9) "1111111"

FF

Now we will see if our waveform matches the table. Above we can see the calculations I did for the table. First thing it asks is to increase the increment A by 2 which I did, that gives us 06 in hexadecimal. As we can see in the waveform the first circle displays a 6 in a seven segment. The next part is shift B to the right by two bits, doing that we get 00001001 which is 9 hexadecimal. In the waveform the next cycle is 9 in a seven segment so it is correct, the next are correct as well.

PART 3

ALU



```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;
entity ALUUPDATEDEC is
port(clock : in std_logic;
A,B: in unsigned(7 downto 0);
student_id : in unsigned(3 downto 0);
OP: in unsigned(15 downto 0);
Neg: out std_logic;
R1 : out unsigned(3 downto 0);
R2 : out unsigned(3 downto 0));
end ALUUPDATEDEC;
architecture calculation of ALUUPDATEDEC is
signal Reg1,Reg2,Result: unsigned(7 downto 0):=(others=>'0');
signal Reg4 : unsigned(0 to 7);
begin
Reg1 <= A;
Reg2 <= B;
process(clock,OP)
begin
if(rising_edge(clock)) then
Case OP is
when "0000000000000001"=>
if (student_id(0) = '0') then
Result <= ("00000000");
Neg<='0';
when "0000000000000010"=>
if (student_id(0) = '0') then
Result <= "00000000";
Neg<='0';
when "0000000000000011"=>
if (student_id(0) = '0') then
Result <= "11111111";
Neg<='0';
else
Result <= "00000000";
when "0000000000000100"=>
if (student_id(0) = '0') then
Result <= "00000000";
Neg<='0';
else
Result <= "11111111";
when "0000000000000100"=>--complete 4 if one is greater than the other
if (student_id(0) = '0') then
Result <= "00000000";
end if;
end if;
end if;
end process;
end;
```

I 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
I Full Compilation was successful. 0 errors. 56 warnings

```
Result <= ("00000000");
Neg<='0';
else
Result <= "11111111";
Neg<='0';
end if;
when "0000000000000001"=>
if (student_id(0) = '0') then
Result <= ("00000000");
Neg<='0';
when "0000000000000010"=>
if (student_id(0) = '0') then
Result <= "00000000";
Neg<='0';
when "0000000000000011"=>
if (student_id(0) = '0') then
Result <= "11111111";
Neg<='0';
else
Result <= "00000000";
when "0000000000000100"=>
if (student_id(0) = '0') then
Result <= "00000000";
Neg<='0';
else
Result <= "11111111";
when "0000000000000100"=>--complete 4 if one is greater than the other
if (student_id(0) = '0') then
Result <= "00000000";
end if;
end if;
end if;
end process;
end;
```

54-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
Full Compilation was successful. 0 errors. 56 warnings

```

49      Neg<='0';
50  end if;
51
52  when "0000000000001000"=>
53    if (student_id(0) = '0') then
54      Result <= "00000000";
55      Neg<='0';
56    else
57      Result <= "11111111";
58      Neg<='0';
59    end if;
60
61  when "0000000000010000"=>
62    if (student_id(0) = '0') then
63      Result <= "00000000";
64      Neg<='0';
65  else
66    Result <= "11111111";
67    Neg<='0';
68  end if;
69
70  when "00000000000100000"=>
71    if (student_id(0) = '0') then
72      Result <= "00000000";
73      Neg<='0';
74  else
75    Result <= "11111111";
76    Neg<='0';

```

<<Search>>

64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
Full Compilation was successful. 0 errors, 56 warnings

```

85      Neg<='0';
86  end if;
87
88  when "0000000010000000"=>
89    if (student_id(0) = '0') then
90      Result <= "00000000";
91      Neg<='0';
92  else
93    Result <= "11111111";
94    Neg<='0';
95  end if;
96
97  when "0000000100000000"=>
98    if (student_id(0) = '0') then
99      Result <= "00000000";
100     Neg<='0';
101  else
102    Result <= "11111111";
103    Neg<='0';
104  end if;
105
106  when Others=> Result <= "-----";
107  end case;
108 end if;
109 end process;
110 R1 <= Result(3 downto 0);
111 R2 <= Result(7 downto 4);
112 end calculation;

```

<<Search>>

64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
Full Compilation was successful. 0 errors, 56 warnings

/

SSEG

```


1 Library ieee;
2 USE ieee.std_logic_1164.all ;
3 ENTITY YNSSEG IS
4 PORT (
5 bcd : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
6 neg : IN STD_LOGIC;
7 leds : OUT STD_LOGIC_VECTOR(0 TO 6);
8 ledss : OUT STD_LOGIC_VECTOR(0 TO 6));
9
10 END YNSSEG;
11
12 ARCHITECTURE Behavior OF YNSSEG IS
13 BEGIN
14 PROCESS (bcd, neg)
15 BEGIN
16
17 If(neg ='1') then
18 ledss <="0000001";
19 End if;
20 If (neg = '0') then
21 ledss <="0000000";
22 end if;
23
24 CASE bcd IS -- abcdefg
25 WHEN "0000" => leds <= "0110011" ; -- Y
26 WHEN "1111" => leds <= "1110110" ; -- N
27 When others => leds <= "-----";
28

```


:Search>>

4-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
all Compilation was successful. 0 errors, 56 warnings

Block Diagram



Waveform



The next part I will have to change the ALU code to match the next step which is a)(seen below). I will also have to change the sseg code to match it as well. Then I will run it and update the block diagram, and get the waveform.

your TA. Some modifications to the 7 segment may also be needed to display "y" or "n". The TA shall assign one of the following problems for each student.

- a) For each microcode instruction, display 'y' if the FSM output (**student_id**) is odd and 'n' otherwise

Now it is time to see if our final waveform is correct. What should display is your student number and the option I chose should change the cycle from an odd and even number. My student number is 501110425. We can see the 5 is there by itself, the next number is 0 which is registered as even that's why it separates. The next three numbers are 1 which are all odd, that's why we can see three segments together. Then the next three numbers are 042 which are all even, hence we see three segments by themselves. Lastly is it number 5 and we see that by itself, this proves the waveform to be correct.