

Complete Single-Cycle/Non-Pipelined Datapath



Single-Cycle/Non-Pipelined Datapath (Main Control Unit)





Main Control Unit


Instr. OP	RegDst	ALUSrc	MemToReg	RegWr	MemRd	MemWr	Branch	ALUOp	Jump
R-type 000000	1	0	0	1	0	0	0	10	0
lw 100011	0	1	1	1	1	0	0	00	0
SW 101011	X	1	X	0	0	1	0	00	0
beq 000100	X	0	X	0	0	0	1	01	0
j 000010	X	X	X	0	0	0	X	XX	1
addi 001000	0	1	0	1	0	0	0	00	0

Setting of the MemRd signal (for R-type, sw, beq, j) depends on the memory design (could have to be 0 or could be a X (don't care))




Main Control Unit

From the truth table can design the Main Control logic






Single-Cycle/Non-Pipelined Datapath (PC Register)





Single-Cycle/Non-Pipelined Datapath (ALU Unit & ALU Control Unit)





ALU Unit & ALU Control Unit

- Assume 2-bit ALUOp derived from opcode
 - Combinational logic derives ALU control

opcode	rs	rt	rd	shamt	funct
31:26	25:21	20:16	15:11	10:6	5:0

opcode	ALUOp	Operation	funct	ALU function	ALU control
lw ≡ 100011	00	load word	XXXXXX	add	0010
sw = 101011	00	store word	XXXXXX	add	0010
beq ≡ 000100	01	branch equal	XXXXXX	subtract	0110
R-type ≡ 000000 10		add	100000	add	0010
		subtract	100010	subtract	0110
		AND	100100	AND	0000
		OR	100101	OR	0001
		set-on-less-than	101010	set-on-less-than	0111



```
module MIPSALU (ALUctl, A, B, ALUOut, Zero);
   input [3:0] ALUctl:
   input [31:0] A,B;
   output reg [31:0] ALUOut;
   output Zero:
   assign Zero = (ALUOut==0); //Zero is true if ALUOut is 0
   always @(ALUctl, A, B) begin //reevaluate if these change
      case (ALUctl)
         0: ALUOut <= A & B;
          1: ALUOut <= A | B;
          2: ALUOut \leftarrow A + B;
          6: ALUOut <= A - B;
          7: ALUOut <= A < B ? 1 : 0;
          12: ALUOut \langle = \sim (A \mid B); // \text{ result is nor} \rangle
         default: ALUOut <= 0:</pre>
      endcase
    end
endmodule
```


FIGURE C.5.15 A Verilog behavioral definition of a MIPS ALU.

```
module ALUControl (ALUOp, FuncCode, ALUCtl);
input [1:0] ALUOp;
input [5:0] FuncCode;
output [3:0] reg ALUCtl;
always case (FuncCode)

    32: ALUCtl <=2; // add
    34: ALUCtl <=6; //subtract
    36: ALUCtl <=0; // and
    37: ALUCtl <=1; // or
    42: ALUCtl <=7; // slt
    default: ALUCtl <=15; // should not happen
endcase
endmodule</pre>
```


FIGURE C.5.16 The MIPS ALU control: a simple piece of combinational control logic.

Single-Cycle/Non-Pipelined Datapath (Adder Units)






Single-Cycle/Non-Pipelined Datapath (Multiplexer Units)






Single-Cycle/Non-Pipelined Datapath (Shift-Left Units)





Single-Cycle/Non-Pipelined Datapath (Sign-Extend Unit)





Review: MIPS Memory Layout/Map

 $sp \rightarrow 0x7FFF FFFC \rightarrow$ Stack Standard MIPS MAP Dynamic data Static data prime 3 \$gp rightarrow 0x1000 8000 rightarrow $0x1000\ 0000 \rightarrow$ **Text** $PC \rightarrow 0x0040\ 0000 \rightarrow$ Reserved




Review: MIPS Memory Layout/Map

 $sp \rightarrow 0x7FFF FFFC \rightarrow$ Stack $sp \rightarrow 0x7FFFEFFC \rightarrow$ MIPS MAP in MARS Dynamic data .data \rightarrow 0x1001 0000 \rightarrow Static data $0x1000\ 0000 \rightarrow$ **Text** $PC \rightarrow 0x0040\ 0000 \rightarrow$ Reserved



Review: Mapping Your Data & Program





 $PC_0 \equiv$ First address of instruction segment = 0x0040 0000

Review: Mapping Your Program

pro	gram_as	sembly.a	sm p	rogram_ass	sen	nbly_option1.as	m [program_assembly_option2.asm
1		addi	\$t0, \$	zero, 5	#	Instruction	00	
2		addi	\$t1, \$	zero, 7	#	Instruction	01	
3	start:	SW	\$tO,	0(\$sp)	#	Instruction	02	
4		SW	\$t1, -	-4(\$sp)	#	Instruction	03	
5		lw	\$sO,	0(\$sp)	#	Instruction	04	
6		lw	\$s1, -	-4(\$sp)	#	Instruction	05	
7		beq	\$s0, \$	sl, Else	#	Instruction	06	
8		add	នុន3, នុ	\$sO, \$sl	#	Instruction	07	
9		j	Exit		#	Instruction	08	
10	Else:	sub	\$ 83 , \$	\$sO, \$sl	#	Instruction	09	
11	Exit:	add	\$sO, \$	\$sO, \$s3	#	Instruction	10	
12		or	\$s1, \$	\$s1, \$s3	#	Instruction	11	
13		addi	\$t0, \$	\$t0, 3	#	Instruction	12	
14		addi	\$t1, \$	\$t1, 3	#	Instruction	13	
15		addi	\$sp, \$	sp, -8	#	Instruction	14	
16		j	start		#	Instruction	15	



```
program assembly option1.asm
 program assembly.asm
                                                        program assembly option2.asm
                                    # Instruction 00 --> Address 00 = x"000000000"
                    $t0, $zero, 5
 1
            addi
                                    # Instruction 01 --> Address 04 = x"00000004"
                    $t1, $zero, 7
            addi
    start:
                    $t0, 0($sp)
                                    # Instruction 02 --> Address 08 = x"00000008"
                                    # Instruction 03 --> Address 12 = x"00000000C"
                    $t1, -4($sp)
 4
            SW
                    $80. O($8b)
                                    # Instruction 04 --> Address 16 = x"00000010"
            lw.
                                    # Instruction 05 --> Address 20 = x"00000014"
                    $s1, -4($sp)
            1w
                                    # Instruction 06 --> Address 24 = x"00000018"
                    $s0, $s1, Else
            beq
            add
                    $83, $80, $81
                                    # Instruction 07 --> Address 28 = x"0000001C"
                                    # Instruction 08 --> Address 32 = x"00000020"
                    Exit
    Else:
                                    # Instruction 09 --> Address 36 = x"00000024"
            sub
                    $s3, $s0, $s1
10
    Exit:
                    $80, $80, $83
                                    # Instruction 10 --> Address 40 = x"00000028"
            add
11
                    $81, $81, $83
                                    # Instruction 11 \rightarrow Address 44 = x''00000002C''
12
            or
            addi
                    $t0, $t0, 3
                                    # Instruction 12 --> Address 48 = x"00000030"
13
                    $t1, $t1, 3
                                    # Instruction 13 --> Address 52 = x"00000034"
14
            addi
15
            addi
                    $sp, $sp, -8
                                    # Instruction 14 --> Address 56 = x"00000038"
                                     # Instruction 15 --> Address 60 = x"0000003C"
16
            i.
                    start
```

$$PC_{i} = 4xI_{i}$$

$$\Rightarrow I_{i} = PC_{i}/4$$



```
001000000000100000000000000000101
  0010000000010010000000000000111
  101011111010100111111111111111100
  10001111101100011111111111111100
  00000010000100011001100000100000
         000000000000000000000001010
  00000010000100011001100000100010
11
  00000010000100111000000000100000
12
13
  00000010001100111000100000100101
  00100001000010000000000000000011
14
  00100001001010010000000000000011
15
  001000111011110111111111111111000
         000010
```

```
001000000000100000000000000000101
00100000000010010000000000000111
101011111010100111111111111111100
10001111101100011111111111111100
00000010000100011001100000100000
      000001000000000000000001010
00000010000100011001100000100010
00000010000100111000000000100000
00000010001100111000100000100101
00100001000010000000000000000011
00100001001010010000000000000011
001000111011110111111111111111000
000010
```

MARS-Assembled Program

Manually-Assembled Program

Different

$$PC_i = 4xI_i$$

 $\rightarrow I_i = PC_i/4$



```
program_assembly.asm
                         program assembly option1.asm
                                                       program assembly option2.asm
            addi
                    $t0, $zero, 5
                                    # Instruction 00 --> Address (00 + x"00400000") = x"00400000"
 1
                    $t1, $zero, 7
            addi
                                    # Instruction 01 --> Address (04 + x"00400000") = x"00400004"
                                    # Instruction 02 --> Address (08 + x"00400000") = x"00400008"
    start:
                    $t0, 0($sp)
                    $t1, -4($sp)
                                    # Instruction 03 --> Address (12 + x"00400000") = x"0040000C"
 4
            sw
                    $sO, O($sp)
                                    # Instruction 04 --> Address (16 + x"00400000") = x"00400010"
            lw
 5
                                    # Instruction 05 --> Address (20 + x"00400000") = x"00400014"
            lw
                    $s1, -4($sp)
                                    # Instruction 06 --> Address (24 + x"00400000") = x"00400018"
            beq
                    $s0, $s1, Else
                                    # Instruction 07 --> Address (28 + x"00400000") = x"0040001C"
            add
                    $s3, $s0, $s1
                                    # Instruction 08 --> Address (32 + x"00400000") = x"00400020"
                    Exit
    Else:
                    $83, $80, $81
                                    # Instruction 09 --> Address (36 + x"00400000") = x"00400024"
            sub
    Exit:
                    $80, $80, $83
                                    # Instruction 10 --> Address (40 + x"00400000") = x"00400028"
11
            add
                    $$1, $$1, $$3
                                    # Instruction 11 --> Address (44 + x"00400000") = x"0040002C"
12
            or
                    $t0, $t0, 3
                                    # Instruction 12 --> Address (48 + x"00400000") = x"00400030"
13
            addi
                    $t1, $t1,
                                    # Instruction 13 --> Address (52 + x"00400000") = x"00400034"
14
            addi
                                    # Instruction 14 --> Address (56 + x"00400000") = x"00400038"
            addi
                    $sp, $sp, -8
15
                                    # Instruction 15 --> Address (60 + x"00400000") = x"0040003C"
16
                    start
```

$$PC_{i} = 4xI_{i} + PC_{0}$$

$$\Rightarrow I_{i} = (PC_{i} - PC_{0})/4$$



```
001000000000100000000000000000101
   0010000000010010000000000000111
   101011111010100111111111111111100
   1000111110110000000000000000000000
   10001111101100011111111111111100
   00000010000100011001100000100000
          000001000000000000000001010
   00000010000100011001100000100010
   00000010000100111000000000100000
   00000010001100111000100000100101
   0010000100001000000000000000011
14
   00100001001010010000000000000011
15
   001000111011110111111111111111000
   000010
          00000100000000000000000010
```

```
001000000000100000000000000000101
00100000000010010000000000000111
101011111010100111111111111111100
10001111101100011111111111111100
00000010000100011001100000100000
      000001000000000000000001010
00000010000100011001100000100010
00000010000100111000000000100000
00000010001100111000100000100101
00100001000010000000000000000011
00100001001010010000000000000011
001000111011110111111111111111000
000010
```

Manually-Assembled Program

MARS-Assembled Program
Same

$$PC_{i} = 4xI_{i} + PC_{0}$$

$$\rightarrow I_{i} = (PC_{i} - PC_{0})/4$$

