



THE UNIVERSITY OF KANSAS

SCHOOL OF ENGINEERING

DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

EECS 645 – Computer Architecture

Fall 2015

Homework 02 (Resource Sharing)

Student Name: Dustin Horvath

Student ID: 2729265

Lecture Example (Template Answer):

Given a resource that is to be shared by two consumers such that only one consumer has access to the resource at any given time. The policy of access is non-preemptive with no priority. More specifically the policy is as follows:

- When the resource is idle and the consumers simultaneously request the resource, their requests are ignored until only one request is submitted
- When the resource is being accessed by any of the consumers, the consumers are scheduled as First-Come-First-Served (FCFS)

Design a two-consumer arbiter/controller that controls the access to the shared resource and implements the above policy. In the design process, provide the following:

- 1) The system architecture (block diagram) showing the interface ports to the arbiter including the clock and reset signals.
- 2) Finite State Machine (FSM) diagram showing all possible states, transitions, and output values.
- 3) K-maps for internal state and output variables.
- 4) Boolean expressions for internal state and output variables.
- 5) Detailed logic diagram using synchronous memory elements showing internal connections and external interfaces.
- 6) Complete description of the arbiter using VHDL code.
- 7) Complete VHDL testbench along with simulation results.




Figure 1: System architecture

Table 1: Input Code Assignment

Input Combinations (Input Codes)		Input Description
REQ_01	REQ_02	
0	0	No requests
0	1	Consumer 2 requests resource
1	0	Consumer 1 requests resource
1	1	Both consumers request resource

Table 2: Output Code Assignment

Output Combinations (Output Codes)		Output Description
ACK_01	ACK_02	
0	0	None granted access to resource
0	1	Consumer 2 granted access to resource
1	0	Consumer 1 granted access to resource
1	1	Forbidden output

Table 3: State Code Assignment

State Description		State Codes	
		S_01	S_02
Required States	Resource is idle (No access)	0	0
	Resource is used by consumer 2 (Con_02)	0	1
	Resource is used by consumer 1 (Con_01)	1	0
Unused States	Extra unused state (Unused)	1	1




Figure 2: State transition diagram

Table 4: State transition table

Next State (S ₁ , S ₂)		Inputs (REQ ₁ , REQ ₂)			
		00	01	11	10
Current State (S ₁ , S ₂)	00	00	01	00	10
	01	00	01	01	00
	11	00	00	00	00
	10	00	00	10	10

Table 5: K-map for the state variable S₁

Next State (S ₁)		Inputs (REQ ₁ , REQ ₂)			
		00	01	11	10
Current State (S ₁ , S ₂)	00				1
	01				
	11				
	10			1	1

$$S_1^{next} = \overline{REQ_1} \cdot \overline{REQ_2} \cdot \overline{S_2^{current}} + \overline{REQ_1} \cdot S_1^{current} \cdot \overline{S_2^{current}}$$

Table 6: K-map for the state variable S₂

Next State (S ₂)		Inputs (REQ ₁ , REQ ₂)			
		00	01	11	10
Current State (S ₁ , S ₂)	00		1		
	01		1	1	
	11				
	10				

$$S_2^{next} = \overline{REQ_2} \cdot \overline{S_1^{current}} \cdot S_2^{current} + \overline{REQ_1} \cdot \overline{REQ_2} \cdot \overline{S_1^{current}}$$

Table 7: Output transition table

Outputs (ACK ₁ , ACK ₂)		Inputs (REQ ₁ , REQ ₂)			
		00	01	11	10
Current State (S ₁ , S ₂)	00	00	00	00	00
	01	01	01	01	01
	11	00	00	00	00
	10	10	10	10	10

Table 8: K-map for the output variable ACK₁

Outputs (ACK ₁)		Inputs (REQ ₁ , REQ ₂)			
		00	01	11	10
Current State (S ₁ , S ₂)	00				
	01				
	11				
	10	1	1	1	1

$$ACK_1 = S_1^{\text{current}} \cdot \overline{S_2^{\text{current}}}$$

Table 9: K-map for the output variable ACK₂

Outputs (ACK ₂)		Inputs (REQ ₁ , REQ ₂)			
		00	01	11	10
Current State (S ₁ , S ₂)	00				
	01	1	1	1	1
	11				
	10				

$$ACK_2 = \overline{S_1^{\text{current}}} \cdot S_2^{\text{current}}$$




Figure 3: Synchronous logic diagram

Structural VHDL code

```
1 LIBRARY ieee;
2 USE ieee.std_logic_1164.all;
3 USE ieee.std_logic_unsigned.all;
4
5 ENTITY arbiter_struct_2cons IS
6 PORT(
7     REQ_01 : IN      std_logic;
8     REQ_02 : IN      std_logic;
9     clk    : IN      std_logic;
10    rst   : IN      std_logic;
11    ACK_01 : OUT    std_logic;
12    ACK_02 : OUT    std_logic
13 );
14 END arbiter_struct_2cons ;
15
16
17
18 ARCHITECTURE struct_no_priority OF arbiter_struct_2cons IS
19
20     -- Declare current and next state signals
21     SIGNAL s1_current, s2_current : std_logic;
22     SIGNAL s1_next    , s2_next    : std_logic;
23
24 BEGIN
25
26
27     memory_elements : PROCESS(clk, rst)
28
29     BEGIN
30         IF (rst = '1') THEN
31             s1_current <= '0';
32             s2_current <= '0';
33             -- Reset Values
34         ELSIF (clk'EVENT AND clk = '1') THEN
35             s1_current <= s1_next;
36             s2_current <= s2_next;
37         END IF;
38     END PROCESS memory_elements;
39
40
41     -- state_logic
42
43     s1_next <= (REQ_01 and (not REQ_02) and (not s2_current)) or
44             (REQ_01 and s1_current and (not s2_current));
45
46     s2_next <= (REQ_02 and (not REQ_01) and (not s1_current)) or
47             (REQ_02 and s2_current and (not s1_current));
48
49
50     -- output_logic
51
52     ACK_01 <= s1_current and (not s2_current);
53     ACK_02 <= s2_current and (not s1_current);
54
55 END struct_no_priority;
```

Testbench and Simulation Results

```


1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
3
4 ENTITY arbiter_struct_2consumers_tb IS
5 END arbiter_struct_2consumers_tb;
6
7 ARCHITECTURE behavior OF arbiter_struct_2consumers_tb IS
8
9   -- Component Declaration for the Unit Under Test (UUT)
10  COMPONENT arbiter_struct_2cons
11    PORT(
12      REQ_01 : IN std_logic;
13      REQ_02 : IN std_logic;
14      clk : IN std_logic;
15      rst : IN std_logic;
16      ACK_01 : OUT std_logic;
17      ACK_02 : OUT std_logic
18    );
19  END COMPONENT ;
20
21  --Inputs
22  signal REQ_01 : std_logic := '0';
23  signal REQ_02 : std_logic := '0';
24  signal clk : std_logic := '0';
25  signal rst : std_logic := '0';
26
27  --Outputs
28  signal ACK_01 : std_logic;
29  signal ACK_02 : std_logic;
30
31  -- Clock period definitions
32  constant clk_period : time := 10 ns;
33
34 BEGIN
35
36   -- Instantiate the Unit Under Test (UUT)
37   uut: arbiter_struct_2cons PORT MAP (
38     REQ_01 => REQ_01,
39     REQ_02 => REQ_02,
40     clk => clk,
41     rst => rst,
42     ACK_01 => ACK_01,
43     ACK_02 => ACK_02
44   );
45
46   -- Clock process definitions
47   clk_process :process
48   begin
49     clk <= '0';
50     wait for clk_period/2;
51     clk <= '1';
52     wait for clk_period/2;
53   end process;
54

```

```

55
56   -- Stimulus process
57   stim_proc: process
58   begin
59     -- hold reset state for 3 clock periods.
60     rst <= '1';
61     wait for clk_period*3;
62
63     rst <= '0';
64     wait for clk_period*3;
65
66     -- insert stimulus here
67     REQ_01 <= '1';
68     REQ_02 <= '1';
69     wait for clk_period*3;
70
71     REQ_01 <= '1';
72     REQ_02 <= '0';
73     wait for clk_period*3;
74
75     REQ_01 <= '1';
76     REQ_02 <= '1';
77     wait for clk_period*3;
78
79     REQ_01 <= '0';
80     REQ_02 <= '1';
81     wait for clk_period*3;
82
83     REQ_01 <= '1';
84     REQ_02 <= '1';
85     wait for clk_period*3;
86
87     REQ_01 <= '1';
88     REQ_02 <= '0';
89     wait for clk_period*3;
90
91     REQ_01 <= '1';
92     REQ_02 <= '1';
93     wait for clk_period*3;
94
95     REQ_01 <= '0';
96     REQ_02 <= '0';
97     wait for clk_period*9;
98
99     REQ_01 <= '0';
100    REQ_02 <= '1';
101    wait for clk_period*3;
102
103    rst <= '1';
104    wait for clk_period*3;
105
106    rst <= '0';
107    wait for clk_period*3;
108
109    wait;
110  end process;
111
112 END;
113

```



Behavioral VHDL code

```

1 LIBRARY ieee;
2 USE ieee.std_logic_1164.all;
3 USE ieee.std_logic_unsigned.all;
4
5 ENTITY arbiter_bahav_2cons IS
6   PORT(
7     REQ_01 : IN    std_logic;
8     REQ_02 : IN    std_logic;
9     clk    : IN    std_logic;
10    rst    : IN    std_logic;
11    ACK_01 : OUT   std_logic;
12    ACK_02 : OUT   std_logic
13  );
14 END arbiter_bahav_2cons ;
15
16
17 ARCHITECTURE behav_no_priority OF arbiter_bahav_2cons IS
18
19 -- Architecture Declarations
20 SUBTYPE STATE_TYPE IS
21   std_logic_vector(1 DOWNTO 0);
22
23 -- Hard encoding
24 CONSTANT NO_ACCESS : STATE_TYPE := "00" ;
25 CONSTANT Con_01 : STATE_TYPE := "10" ;
26 CONSTANT Con_02 : STATE_TYPE := "01" ;
27 CONSTANT Unused : STATE_TYPE := "11" ;
28
29 -- Declare current and next state signals
30 SIGNAL current_state : STATE_TYPE ;
31 SIGNAL next_state : STATE_TYPE ;
32
33 SIGNAL REQ_VEC : std_logic_vector(1 TO 2);
34
35 BEGIN
36   REQ_VEC <= (REQ_01 & REQ_02);
37
38   memory_elements : PROCESS(clk, rst)
39
40   BEGIN
41     IF (rst = '1') THEN
42       current_state <= NO_ACCESS;
43       -- Reset Values
44     ELSIF (clk'EVENT AND clk = '1') THEN
45       current_state <= next_state;
46     END IF;
47   END PROCESS memory_elements;
48
49
50
51
52 state_logic : PROCESS (REQ_VEC, current_state)
53
54 BEGIN
55   CASE current_state IS
56     WHEN NO_ACCESS =>
57       next_state <= NO_ACCESS;
58     IF (REQ_VEC = "10") THEN
59       next_state <= Con_01;
60     END IF;
61     IF (REQ_VEC = "01") THEN
62       next_state <= Con_02;
63     END IF;
64     WHEN Con_01 =>
65       next_state <= Con_01;
66     IF (REQ_VEC(1) = '0') THEN
67       next_state <= NO_ACCESS;
68     END IF;
69     WHEN Con_02 =>
70       next_state <= Con_02;
71     IF (REQ_VEC(2) = '0') THEN
72       next_state <= NO_ACCESS;
73     END IF;
74     WHEN OTHERS =>
75       next_state <= NO_ACCESS;
76   END CASE;
77 END PROCESS state_logic;
78
79
80 output_logic : PROCESS (current_state)
81
82 BEGIN
83   CASE current_state IS
84     WHEN Con_01 =>
85       ACK_01 <= '1';
86       ACK_02 <= '0';
87     WHEN Con_02 =>
88       ACK_01 <= '0';
89       ACK_02 <= '1';
90     WHEN OTHERS =>
91       ACK_01 <= '0';
92       ACK_02 <= '0';
93   END CASE;
94 END PROCESS output_logic;
95 END behav_no_priority;

```

Testbench and Simulation Results

```


1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
3
4 ENTITY arbiter_behav_2consumers_tb IS
5 END arbiter_behav_2consumers_tb;
6
7 ARCHITECTURE behavior OF arbiter_behav_2consumers_tb IS
8
9   -- Component Declaration for the Unit Under Test (UUT)
10  COMPONENT arbiter_bahav_2cons
11    PORT(
12      REQ_01 : IN std_logic;
13      REQ_02 : IN std_logic;
14      clk : IN std_logic;
15      rst : IN std_logic;
16      ACK_01 : OUT std_logic;
17      ACK_02 : OUT std_logic
18    );
19  END COMPONENT ;
20
21  --Inputs
22  signal REQ_01 : std_logic := '0';
23  signal REQ_02 : std_logic := '0';
24  signal clk : std_logic := '0';
25  signal rst : std_logic := '0';
26
27  --Outputs
28  signal ACK_01 : std_logic;
29  signal ACK_02 : std_logic;
30
31  -- Clock period definitions
32  constant clk_period : time := 10 ns;
33
34 BEGIN
35
36  -- Instantiate the Unit Under Test (UUT)
37  uut: arbiter_bahav_2cons PORT MAP (
38    REQ_01 => REQ_01,
39    REQ_02 => REQ_02,
40    clk => clk,
41    rst => rst,
42    ACK_01 => ACK_01,
43    ACK_02 => ACK_02
44  );
45
46  -- Clock process definitions
47  clk_process :process
48  begin
49    clk <= '0';
50    wait for clk_period/2;
51    clk <= '1';
52    wait for clk_period/2;
53  end process;
54

```

```

55
56  -- Stimulus process
57  stim_proc: process
58  begin
59    -- hold reset state for 3 clock periods.
60    rst <= '1';
61    wait for clk_period*3;
62    rst <= '0';
63    wait for clk_period*3;
64
65    -- insert stimulus here
66    REQ_01 <= '1';
67    REQ_02 <= '1';
68    wait for clk_period*3;
69
70    REQ_01 <= '1';
71    REQ_02 <= '0';
72    wait for clk_period*3;
73
74    REQ_01 <= '1';
75    REQ_02 <= '1';
76    wait for clk_period*3;
77
78    REQ_01 <= '0';
79    REQ_02 <= '1';
80    wait for clk_period*3;
81
82    REQ_01 <= '1';
83    REQ_02 <= '1';
84    wait for clk_period*3;
85
86    REQ_01 <= '1';
87    REQ_02 <= '0';
88    wait for clk_period*3;
89
90    REQ_01 <= '1';
91    REQ_02 <= '1';
92    wait for clk_period*3;
93
94    REQ_01 <= '0';
95    REQ_02 <= '0';
96    wait for clk_period*9;
97
98    REQ_01 <= '0';
99    REQ_02 <= '1';
100   wait for clk_period*3;
101
102   rst <= '1';
103   wait for clk_period*3;
104
105   rst <= '0';
106   wait for clk_period*3;
107
108   wait;
109
110 end process;
111
112 END;
113

```



Homework Problem I:

Given a resource that is to be shared by two consumers such that only one consumer has access to the resource at any given time. The policy of access is non-preemptive with priority determined by the consumer index. More specifically the policy is as follows:

- When the resource is idle and the consumers simultaneously request the resource, the consumers are prioritized according to their consumer number (i.e. consumer 2 has a higher priority than consumer 1)
- When the resource is being accessed by any of the consumers, the consumers are scheduled as First-Come-First-Served (FCFS)

Design a two-consumer arbiter/controller that controls the access to the shared resource and implements the above policy. In the design process, provide the following:

- 1) The system architecture (block diagram) showing the interface ports to the arbiter including the clock and reset signals.
- 2) Finite State Machine (FSM) diagram showing all possible states, transitions, and output values.
- 3) K-maps for internal state and output variables.
- 4) Boolean expressions for internal state and output variables.
- 5) Detailed logic diagram using synchronous memory elements showing internal connections and external interfaces.
- 6) Complete description of the arbiter using VHDL code.
- 7) Complete VHDL testbench along with simulation results.




Figure 1: System architecture

Table 1: Input Code Assignment

Input Combinations (Input Codes)		Input Description
REQ_01	REQ_02	
0	0	No Requests
0	1	Consumer 2 requests resource
1	0	Consumer 1 requests resource
1	1	Both consumers request resource

Table 2: Output Code Assignment

Output Combinations (Output Codes)		Output Description
ACK_01	ACK_02	
0	0	None granted access to resource
0	1	Consumer 2 granted access to resource
1	0	Consumer 1 granted access to resource
1	1	Forbidden output

Table 3: State Code Assignment

State Description		State Codes	
		S_01	S_02
Required States	Resource is idle (No access)	0	0
	Resource is used by consumer 2 (Con_02)	0	1
	Resource is used by consumer 1 (Con_01)	1	0
Unused States	Extra unused state (Unused)	1	1




Figure 2: State transition diagram

Table 4: State transition table

Next State (S ₁ , S ₂)		Inputs (REQ ₁ , REQ ₂)			
		00	01	11	10
Current State (S ₁ , S ₂)	00	00	01	01	10
	01	00	01	01	00
	11	00	00	00	00
	10	00	00	10	10

Table 5: K-map for the state variable S₁

Next State (S ₁)		Inputs (REQ ₁ , REQ ₂)			
		00	01	11	10
Current State (S ₁ , S ₂)	00				1
	01				
	11				
	10			1	1

$$S_1^{next} = \overline{REQ_1} * \overline{REQ_2} * \overline{S1_current} + \overline{REQ_1} * S1_current * \overline{S2_current}$$

Table 6: K-map for the state variable S₂

Next State (S ₂)		Inputs (REQ ₁ , REQ ₂)			
		00	01	11	10
Current State (S ₁ , S ₂)	00		1	1	
	01		1	1	
	11				
	10				

$$S_2^{next} = \overline{S1_current} * REQ_2$$

Table 7: Output transition table

Outputs (ACK ₁ , ACK ₂)		Inputs (REQ ₁ , REQ ₂)			
		00	01	11	10
Current State (S ₁ , S ₂)	00	00	00	00	00
	01	01	01	01	01
	11	00	00	00	00
	10	10	10	10	10

Table 8: K-map for the output variable ACK₁

Outputs (ACK ₁)		Inputs (REQ ₁ , REQ ₂)			
		00	01	11	10
Current State (S ₁ , S ₂)	00				
	01				
	11				
	10	1	1	1	1

$$ACK_1 = S1_current * \overline{S2_current}$$

Table 9: K-map for the output variable ACK₂

Outputs (ACK ₂)		Inputs (REQ ₁ , REQ ₂)			
		00	01	11	10
Current State (S ₁ , S ₂)	00				
	01	1	1	1	1
	11				
	10				

$$ACK_2 = \overline{S1_current} * S2_current$$




Figure 3: Synchronous logic diagram

Structural VHDL code

```

1 -----
2 -- Company: University of Kansas
3 -- Engineer: Dustin Horvath
4 --
5 -- Create Date: 09/28/2015 09:08:39 PM
6 -- Design Name: arbiter_structural_2cons_highPri
7 -- Module Name: arbiter_structural_2cons_highPri - Structural
8 -- Project Name: EECS645 Homework 2
9 --
10 -- Revision: See latest git commit at http://git.nichnologist.net/dhorvath/eecs/tree/master/eecs645/hv2
11 -- Additional Comments: None
12 --
13 -----
14
15 library IEEE;
16 use IEEE.STD_LOGIC_1164.ALL;
17 use IEEE.STD_LOGIC_UNSIGNED.ALL;
18
19 -- Define toplevel I/O
20 entity arbiter_structural_2cons_highPri is
21     PORT(
22         REQ_1 : IN      STD_LOGIC;
23         REQ_2 : IN      STD_LOGIC;
24         clk   : IN      STD_LOGIC;
25         rst   : IN      STD_LOGIC;
26         ACK_1 : OUT     STD_LOGIC;
27         ACK_2 : OUT     STD_LOGIC
28     );
29 end arbiter_structural_2cons_highPri;
30
31
32 architecture struct_high_index_priority of arbiter_structural_2cons_highPri is
33     -- Define interim signals
34     SIGNAL s1_current , s2_current :  std_logic;
35     SIGNAL s1_next    , s2_next    :  std_logic;
36
37 begin
38
39
40     -- Define memory elements
41     memory_elements : PROCESS(clk, rst)
42
43     -- Define reset logic and state cycle behavior
44     BEGIN
45         IF (rst = '1') THEN
46             s1_current <= '0';
47             s2_current <= '0';
48         ELSIF (clk'EVENT AND clk = '1') THEN
49             s1_current <= s1_next;
50             s2_current <= s2_next;
51         END IF;
52     END PROCESS memory_elements;
53
54     -- Define next state logic
55     s1_next <= ((REQ_1 and (not REQ_2) and (not s2_current)) or (REQ_1 and s1_current and (not s2_current)));
56     s2_next <= ((not s1_current) and REQ_2);
57
58
59     -- Define output logic
60     ACK_1 <= s1_current and (not s2_current);
61     ACK_2 <= s2_current and (not s1_current);
62
63 end struct_high_index_priority;
64

```

Testbench and Simulation Results

```


1 -----
2 -- Company: University of Kansas
3 -- Engineer: Dustin Horvath
4 --
5 -- Create Date: 09/28/2015 09:08:39 PM
6 -- Design Name: arbiter_structural_2cons_highPri_tb
7 -- Module Name: arbiter_structural_2cons_highPri_tb - Structural
8 -- Project Name: EECS645 Homework 2
9 --
10-- Revision: See latest git commit at http://git.nichnologist.net/dhorvath/eeecs/tree/master/eeecs645/hw2
11-- Additional Comments: None
12--
13-----
14
15library IEEE;
16use IEEE.STD_LOGIC_1164.ALL;
17
18-- Uncomment the following library declaration if using
19-- arithmetic functions with Signed or Unsigned values
20--use IEEE.NUMERIC_STD.ALL;
21
22-- Uncomment the following library declaration if instantiating
23-- any Xilinx leaf cells in this code.
24--library UNISIM;
25--use UNISIM.VComponents.all;
26
27LIBRARY ieee;
28USE ieee.std_logic_1164.ALL;
29
30-- Define toplevel I/O (empty)
31ENTITY arbiter_structural_2cons_highPri_tb IS
32END arbiter_structural_2cons_highPri_tb;
33
34
35ARCHITECTURE behavior OF arbiter_structural_2cons_highPri_tb IS
36
37    -- Define ports of simulation design
38    COMPONENT arbiter_structural_2cons_highPri
39        PORT(
40            REQ_1 : IN      std_logic;
41            REQ_2 : IN      std_logic;
42            clk   : IN      std_logic;
43            rst   : IN      std_logic;
44            ACK_1 : OUT    std_logic;
45            ACK_2 : OUT    std_logic
46        );
47    END COMPONENT;
48
49    -- Define interim signals
50    signal REQ_1 : std_logic := '0';
51    signal REQ_2 : std_logic := '0';
52    signal clk   : std_logic := '0';
53    signal rst   : std_logic := '0';
54
55
56    signal ACK_1 : std_logic;
57    signal ACK_2 : std_logic;
58
59    constant clk_period : time := 10 ns;
60

```

```

61 BEGIN
62
63     -- Unit Under Test
64     -- Map elements of simulation to elements of UUT.
65     uut: arbiter_structural_2cons_highPri PORT MAP(
66         REQ_1 => REQ_1,
67         REQ_2 => REQ_2,
68         clk => clk,
69         rst => rst,
70         ACK_1 => ACK_1,
71         ACK_2 => ACK_2
72     );
73
74     -- Define clock behavior
75     clk_process :process
76     begin
77         clk <= '0';
78         wait for clk_period/2;
79         clk <= '1';
80         wait for clk_period/2;
81     end process;
82
83     -- Define simulation process
84     stim_proc: process
85     begin
86         rst <= '1';
87         wait for clk_period*3;
88         rst <= '0';
89         wait for clk_period*3;
90
91         --begin stimulus
92         REQ_1 <= '1';
93         REQ_2 <= '1';
94         wait for clk_period*3;
95         REQ_1 <= '1';
96         REQ_2 <= '0';
97         wait for clk_period*3;
98         REQ_1 <= '1';
99         REQ_2 <= '1';
100        wait for clk_period*3;
101        REQ_1 <= '0';
102        REQ_2 <= '1';
103        wait for clk_period*3;
104        REQ_1 <= '1';
105        REQ_2 <= '1';
106        wait for clk_period*3;
107        REQ_1 <= '1';
108        REQ_2 <= '0';
109        wait for clk_period*3;
110        REQ_1 <= '1';
111        REQ_2 <= '1';
112        wait for clk_period*3;
113        REQ_1 <= '0';
114        REQ_2 <= '0';
115        wait for clk_period*3;
116        REQ_1 <= '0';
117        REQ_2 <= '1';
118        wait for clk_period*3;
119
120        rst <= '1';
121        wait for clk_period*3;
122        rst <= '1';
123        wait for clk_period*3;
124
125        wait;
126    end process;
127
128 END;

```



Behavioral VHDL code

```
1 -----
2 -- Company: University of Kansas
3 -- Engineer: Dustin Horvath
4 --
5 -- Create Date: 09/28/2015 09:08:39 PM
6 -- Design Name: arbiter_behavioral_2cons_highPri
7 -- Module Name: arbiter_behavioral_2cons_highPri - Behavioral
8 -- Project Name: EECS645 Homework 2
9 --
10 -- Revision: See latest git commit at http://git.nichnologist.net/dhorvath/eecs/tree/master/eecs645/hw2
11 -- Additional Comments: None
12 --
13 -----
14
15 LIBRARY ieee;
16 USE ieee.std_logic_1164.all;
17 USE ieee.std_logic_unsigned.all;
18
19 ENTITY arbiter_behavioral_2cons_highPri IS
20     -- Define toplevel I/O
21     PORT(
22         REQ_1 : IN std_logic;
23         REQ_2 : IN std_logic;
24         clk : IN std_logic;
25         rst : IN std_logic;
26         ACK_1 : OUT std_logic;
27         ACK_2 : OUT std_logic
28     );
29 END arbiter_behavioral_2cons_highPri;
30
31 ARCHITECTURE behavioral_highPri OF arbiter_behavioral_2cons_highPri IS
32
33     -- Alias STATE_TYPE is 2 bit vector
34     SUBTYPE STATE_TYPE IS
35         std_logic_vector (1 DOWNTO 0);
36
37     -- Hard coding for states
38     CONSTANT NO_ACCESS : STATE_TYPE := "00" ;
39     CONSTANT Con_01    : STATE_TYPE := "10" ;
40     CONSTANT Con_02    : STATE_TYPE := "01" ;
41     CONSTANT Unused   : STATE_TYPE := "11" ;
42
43     -- Signals for states
44     SIGNAL current_state : STATE_TYPE;
45     SIGNAL next_state    : STATE_TYPE;
46
47     SIGNAL REQ_VEC      : std_logic_vector (1 TO 2);
48
49 BEGIN
```

```

50      REQ_VEC <= (REQ_1 & REQ_2);
51
52
53
54      -- Define memory elements and state cycle behavior
55      memory_elements : PROCESS(clk, rst)
56      BEGIN
57          IF (rst = '1') THEN
58              current_state <= NO_ACCESS;
59          ELSIF (clk'EVENT AND clk = '1') THEN
60              current_state <= next_state;
61          END IF;
62      END PROCESS memory_elements;
63
64      -- Define next state logic
65      state_logic : PROCESS (REQ_VEC, current_state)
66      BEGIN
67          CASE current_state IS
68          WHEN NO_ACCESS =>
69              next_state <= NO_ACCESS;
70              IF (REQ_VEC = "10") THEN
71                  next_state <= Con_01;
72              END IF;
73              IF (REQ_VEC = "01") THEN
74                  next_state <= Con_02;
75              END IF;
76              IF (REQ_VEC = "11") THEN
77                  next_state <= Con_02;
78              END IF;
79          WHEN Con_01 =>
80              next_state <= Con_01;
81              IF (REQ_VEC(1) = '0') THEN
82                  next_state <= NO_ACCESS;
83              END IF;
84          WHEN Con_02 =>
85              next_state <= Con_02;
86              IF (REQ_VEC(2) = '0') THEN
87                  next_state <= NO_ACCESS;
88              END IF;
89          WHEN OTHERS =>
90              next_state <= NO_ACCESS;
91          END CASE;
92      END PROCESS state_logic;
93
94      -- Define output logic
95      output_logic : PROCESS (current_state)
96      BEGIN
97          CASE current_state IS
98          WHEN Con_01 =>
99              ACK_1 <= '1';
100             ACK_2 <= '0';
101         WHEN Con_02 =>
102             ACK_1 <= '0';
103             ACK_2 <= '1';
104         WHEN OTHERS =>
105             ACK_1 <= '0';
106             ACK_2 <= '0';
107         END CASE;
108     END PROCESS output_logic;
109 END behavioral_highPri;


```

Testbench and Simulation Results

```

1-----
2-- Company: University of Kansas
3-- Engineer: Dustin Horvath
4--
5-- Create Date: 09/28/2015 09:08:39 PM
6-- Design Name: arbiter_behavioral_2cons_highPri_tb
7-- Module Name: arbiter_behavioral_2cons_highPri_tb - Behavioral
8-- Project Name: EECSE45 Homework 2
9--
10-- Revision: See latest git commit at http://git.nichnologist.net/dhorvath/eecs/tree/master/eecse45/hw2
11-- Additional Comments: None
12--
13-----
14|
15LIBRARY ieee;
16USE ieee.std_logic_1164.ALL;
17
18ENTITY arbiter_behavioral_2cons_highPri_tb IS
19END arbiter_behavioral_2cons_highPri_tb;
20
21ARCHITECTURE behavior OF arbiter_behavioral_2cons_highPri_tb IS
22
23  COMPONENT arbiter_behavioral_2cons_highPri
24    -- Define toplevel I/O
25    PORT(
26      REQ_1 : IN  std_logic;
27      REQ_2 : IN  std_logic;
28      clk   : IN  std_logic;
29      rst   : IN  std_logic;
30      ACK_1 : OUT std_logic;
31      ACK_2 : OUT std_logic
32    );
33  END COMPONENT;
34
35  -- Define interim signals
36  signal REQ_1 : std_logic := '0';
37  signal REQ_2 : std_logic := '0';
38  signal clk   : std_logic := '0';
39  signal rst   : std_logic := '0';
40
41  signal ACK_1 : std_logic;
42  signal ACK_2 : std_logic;
43
44  constant clk_period : time := 10 ns;
45
46BEGIN
47
48  -- Unit Under Test
49  -- Map elements of simulation to elements of UUT
50  uut: arbiter_behavioral_2cons_highPri PORT MAP(
51    REQ_1 => REQ_1,
52    REQ_2 => REQ_2,
53    clk => clk,
54    rst => rst,
55    ACK_1 => ACK_1,
56    ACK_2 => ACK_2
57  );
58
59
60  clk_process :process
61  begin
62    clk <= '0';
63    wait for clk_period/2;
64    clk <= '1';
65    wait for clk_period/2;
66  end process;
67
68
69  stim_proc: process
70  begin
71    rst <= '1';
72    wait for clk_period*3;
73    rst <= '0';
74    wait for clk_period*3;
75
76    --begin stimulus
77    REQ_1 <= '1';
78    REQ_2 <= '1';
79    wait for clk_period*3;
80    REQ_1 <= '1';
81    REQ_2 <= '0';
82    wait for clk_period*3;
83    REQ_1 <= '1';
84    REQ_2 <= '1';
85    wait for clk_period*3;
86    REQ_1 <= '0';
87    REQ_2 <= '1';
88    wait for clk_period*3;
89    REQ_1 <= '1';
90    REQ_2 <= '1';
91    wait for clk_period*3;
92    REQ_1 <= '1';
93    REQ_2 <= '0';
94    wait for clk_period*3;
95    REQ_1 <= '1';
96    REQ_2 <= '1';
97    wait for clk_period*3;
98    REQ_1 <= '0';
99    REQ_2 <= '0';
100   wait for clk_period*3;
101   REQ_1 <= '0';
102   REQ_2 <= '1';
103   wait for clk_period*3;
104
105   rst <= '1';
106   wait for clk_period*3;
107   rst <= '0';
108   wait for clk_period*3;
109
110   wait;
111 end process;
112
113END;

```



Homework Problem II:

Given a resource that is to be shared by two consumers such that only one consumer has access to the resource at any given time. The policy of access is non-preemptive with priority determined by the consumer index. More specifically the policy is as follows:

- When the resource is idle and the consumers simultaneously request the resource, the consumers are prioritized according to their consumer number (i.e. consumer 1 has a higher priority than consumer 2)
- When the resource is being accessed by any of the consumers, the consumers are scheduled as First-Come-First-Served (FCFS)

Design a two-consumer arbiter/controller that controls the access to the shared resource and implements the above policy. In the design process, provide the following:

- 1) The system architecture (block diagram) showing the interface ports to the arbiter including the clock and reset signals.
- 2) Finite State Machine (FSM) diagram showing all possible states, transitions, and output values.
- 3) K-maps for internal state and output variables.
- 4) Boolean expressions for internal state and output variables.
- 5) Detailed logic diagram using synchronous memory elements showing internal connections and external interfaces.
- 6) Complete description of the arbiter using VHDL code.
- 7) Complete VHDL testbench along with simulation results.




Figure 1: System architecture

Table 1: Input Code Assignment

Input Combinations (Input Codes)		Input Description
REQ_01	REQ_02	
0	0	No Requests
0	1	Consumer 2 requests resource
1	0	Consumer 1 requests resource
1	1	Both consumers request resource

Table 2: Output Code Assignment

Output Combinations (Output Codes)		Output Description
ACK_01	ACK_02	
0	0	None granted access to resource
0	1	Consumer 2 granted access to resource
1	0	Consumer 1 granted access to resource
1	1	Forbidden output

Table 3: State Code Assignment

State Description		State Codes	
		S_01	S_02
Required States	Resource is idle (No access)	0	0
	Resource is used by consumer 2 (Con_02)	0	1
	Resource is used by consumer 1 (Con_01)	1	0
Unused States	Extra unused state (Unused)	1	1




Figure 2: State transition diagram

Table 4: State transition table

Next State (S ₁ , S ₂)		Inputs (REQ ₁ , REQ ₂)			
		00	01	11	10
Current State (S ₁ , S ₂)	00	00	01	10	10
	01	00	01	01	00
	11	00	00	00	00
	10	00	00	10	10

Table 5: K-map for the state variable S₁

Next State (S ₁)		Inputs (REQ ₁ , REQ ₂)			
		00	01	11	10
Current State (S ₁ , S ₂)	00			1	1
	01				
	11				
	10			1	1

$$S_1^{next} = \overline{S2_current} * REQ_1$$

Table 6: K-map for the state variable S₂

Next State (S ₂)		Inputs (REQ ₁ , REQ ₂)			
		00	01	11	10
Current State (S ₁ , S ₂)	00		1		
	01		1	1	
	11				
	10				

$$S_2^{next} = \overline{S1_current} * \overline{REQ_1} * REQ_2 + \overline{S1_current} * S2_current * REQ_2$$

Table 7: Output transition table

Outputs (ACK ₁ , ACK ₂)		Inputs (REQ ₁ , REQ ₂)			
		00	01	11	10
Current State (S ₁ , S ₂)	00	00	00	00	00
	01	01	01	01	01
	11	11	11	11	11
	10	10	10	10	10

Table 8: K-map for the output variable ACK₁

Outputs (ACK ₁)		Inputs (REQ ₁ , REQ ₂)			
		00	01	11	10
Current State (S ₁ , S ₂)	00				
	01				
	11				
	10	1	1	1	1

$$ACK_1 = S1_current * \overline{S2_current}$$

Table 9: K-map for the output variable ACK₂

Outputs (ACK ₂)		Inputs (REQ ₁ , REQ ₂)			
		00	01	11	10
Current State (S ₁ , S ₂)	00				
	01	1	1	1	1
	11				
	10				

$$ACK_2 = \overline{S1_current} * S2_current$$




Figure 3: Synchronous logic diagram

Structural VHDL code

```

21
22 LIBRARY IEEE;
23 USE IEEE.STD_LOGIC_1164.ALL;
24 USE IEEE.STD_LOGIC_UNSIGNED.ALL;
25
26 ENTITY arbiter_structural_2cons_lowPri IS
27   PORT(
28     REQ_1 : IN      STD_LOGIC;
29     REQ_2 : IN      STD_LOGIC;
30     clk   : IN      STD_LOGIC;
31     rst   : IN      STD_LOGIC;
32     ACK_1 : OUT    STD_LOGIC;
33     ACK_2 : OUT    STD_LOGIC
34   );
35 END arbiter_structural_2cons_lowPri;
36
37 ARCHITECTURE struct_low_index_priority OF arbiter_structural_2cons_lowPri IS
38   SIGNAL s1_current , s2_current : std_logic;
39   SIGNAL s1_next    , s2_next    : std_logic;
40
41 BEGIN
42   -----
43   -- memory elements
44   -----
45   memory_elements : PROCESS(clk, rst)
46
47   BEGIN
48     IF (rst = '1') THEN
49       s1_current <= '0';
50       s2_current <= '0';
51     ELSIF (clk'EVENT AND clk = '1') THEN
52       s1_current <= s1_next;
53       s2_current <= s2_next;
54     END IF;
55   END PROCESS memory_elements;
56
57   -----
58   -- state logic
59   -----
60
61   s1_next <= ((not s2_current) and REQ_1);
62   s2_next <= (((not s1_current) and (not REQ_1) and REQ_2) or ((not s1_current) and s2_current and REQ_2));
63
64   -----
65   -- output logic
66   -----
67
68   ACK_1 <= s1_current and (not s2_current);
69   ACK_2 <= s2_current and (not s1_current);
70
71 END struct_low_index_priority;
72


```

Testbench and Simulation Results

```

34 LIBRARY ieee;
35 USE ieee.std_logic_1164.ALL;
36
37 ENTITY arbiter_structural_2cons_lowPri_tb IS
38 END arbiter_structural_2cons_lowPri_tb;
39
40 ARCHITECTURE behavior OF arbiter_structural_2cons_lowPri_tb IS
41
42   COMPONENT arbiter_structural_2cons_lowPri
43     PORT(
44       REQ_1 : IN    std_logic;
45       REQ_2 : IN    std_logic;
46       clk   : IN    std_logic;
47       rst   : IN    std_logic;
48       ACK_1 : OUT   std_logic;
49       ACK_2 : OUT   std_logic
50     );
51   END COMPONENT;
52
53   signal REQ_1 : std_logic := '0';
54   signal REQ_2 : std_logic := '0';
55   signal clk   : std_logic := '0';
56   signal rst   : std_logic := '0';
57
58   signal ACK_1 : std_logic;
59   signal ACK_2 : std_logic;
60
61   constant clk_period : time := 10 ns;
62
63 BEGIN
64
65
66   -- Unit Under Test
67   uut: arbiter_structural_2cons_lowPri PORT MAP(
68     REQ_1 => REQ_1,
69     REQ_2 => REQ_2,
70     clk => clk,
71     rst => rst,
72     ACK_1 => ACK_1,
73     ACK_2 => ACK_2
74   );
75
76   clk_process :process
77   begin
78     clk <= '0';
79     wait for clk_period/2;
80     clk <= '1';
81     wait for clk_period/2;
82   end process;
83
84
85   stim_proc: process
86   begin
87     rst <= '1';
88     wait for clk_period*3;
89     rst <= '0';
90     wait for clk_period*3;
91
92     --begin stimulus
93     REQ_1 <= '1';
94     REQ_2 <= '1';
95     wait for clk_period*3;
96     REQ_1 <= '1';
97     REQ_2 <= '0';
98     wait for clk_period*3;
99     REQ_1 <= '1';
100    REQ_2 <= '1';
101    wait for clk_period*3;
102    REQ_1 <= '0';
103    REQ_2 <= '1';
104    wait for clk_period*3;
105    REQ_1 <= '1';
106    REQ_2 <= '1';
107    wait for clk_period*3;
108    REQ_1 <= '1';
109    REQ_2 <= '0';
110    wait for clk_period*3;
111    REQ_1 <= '1';
112    REQ_2 <= '1';
113    wait for clk_period*3;
114    REQ_1 <= '0';
115    REQ_2 <= '0';
116    wait for clk_period*3;
117    REQ_1 <= '0';
118    REQ_2 <= '1';
119    wait for clk_period*3;
120
121    rst <= '1';
122    wait for clk_period*3;
123    rst <= '1';
124    wait for clk_period*3;
125
126    wait;
127  end process;
128
129 END;

```



Behavioral VHDL code

```

21 LIBRARY ieee;
22 USE ieee.std_logic_1164.all;
23 USE ieee.std_logic_unsigned.all;
24
25 ENTITY arbiter_behavioral_2cons_lowPri IS
26     -- Define top-level IO
27     PORT(
28         REQ_1 : IN std_logic;
29         REQ_2 : IN std_logic;
30         clk : IN std_logic;
31         rst : IN std_logic;
32         ACK_1 : OUT std_logic;
33         ACK_2 : OUT std_logic
34     );
35 END arbiter_behavioral_2cons_lowPri;
36
37 ARCHITECTURE behavioral_lowPri OF arbiter_behavioral_2cons_lowPri IS
38
39     -- Alias STATE_TYPE is 2 bit vector
40     SUBTYPE STATE_TYPE IS
41         std_logic_vector (1 DOWNTO 0);
42
43     -- Hard coding for states
44     CONSTANT NO_ACCESS : STATE_TYPE := "00" ;
45     CONSTANT Con_01 : STATE_TYPE := "10" ;
46     CONSTANT Con_02 : STATE_TYPE := "01" ;
47     CONSTANT Unused : STATE_TYPE := "11" ;
48
49     -- Signals for states
50     SIGNAL current_state : STATE_TYPE;
51     SIGNAL next_state : STATE_TYPE;
52
53     SIGNAL REQ_VEC : std_logic_vector (1 TO 2);
54
55 BEGIN
56
57     REQ_VEC <= (REQ_1 & REQ_2);
58
59     -- Define memory elements and state cycle behavior
60     memory_elements : PROCESS(clk, rst)
61     BEGIN
62         IF (rst = '1') THEN
63             current_state <= NO_ACCESS;
64         ELSIF (clk'EVENT AND clk = '1') THEN
65             current_state <= next_state;
66         END IF;
67     END PROCESS memory_elements;
68
69     -- Define next state logic
70     state_logic : PROCESS (REQ_VEC, current_state)
71     BEGIN
72         CASE current_state IS
73             WHEN NO_ACCESS =>
74                 next_state <= NO_ACCESS;
75                 IF (REQ_VEC = "10") THEN
76                     next_state <= Con_01;
77                 END IF;
78                 IF (REQ_VEC = "01") THEN
79                     next_state <= Con_02;
80                 END IF;
81                 IF (REQ_VEC = "11") THEN
82                     next_state <= Con_01;
83                 END IF;
84             WHEN Con_01 =>
85                 next_state <= Con_01;
86                 IF (REQ_VEC(1) = '0') THEN
87                     next_state <= NO_ACCESS;
88                 END IF;
89             WHEN Con_02 =>
90                 next_state <= Con_02;
91                 IF (REQ_VEC(2) = '0') THEN
92                     next_state <= NO_ACCESS;
93                 END IF;
94             WHEN OTHERS =>
95                 next_state <= NO_ACCESS;
96         END CASE;
97     END PROCESS state_logic;
98
99     -- Define output logic
100    output_logic : PROCESS (current_state)
101    BEGIN
102        CASE current_state IS
103            WHEN Con_01 =>
104                ACK_1 <= '1';
105                ACK_2 <= '0';
106            WHEN Con_02 =>
107                ACK_1 <= '0';
108                ACK_2 <= '1';
109            WHEN OTHERS =>
110                ACK_1 <= '0';
111                ACK_2 <= '0';
112        END CASE;
113    END PROCESS output_logic;
114 END behavioral_lowPri;


```

Testbench and Simulation Results

```

14 LIBRARY ieee;
15 USE ieee.std_logic_1164.ALL;
16
17 -- Define toplevel IO for simulation (empty)
18 ENTITY arbiter_behavioral_2cons_lowPri_tb IS
19 END arbiter_behavioral_2cons_lowPri_tb;
20
21 ARCHITECTURE behavior OF arbiter_behavioral_2cons_lowPri_tb IS
22
23  COMPONENT arbiter_behavioral_2cons_lowPri
24    -- Define IO for simulation
25    PORT(
26      REQ_1 : IN std_logic;
27      REQ_2 : IN std_logic;
28      clk : IN std_logic;
29      rst : IN std_logic;
30      ACK_1 : OUT std_logic;
31      ACK_2 : OUT std_logic
32    );
33  END COMPONENT;
34
35  -- Define interim signals
36  signal REQ_1 : std_logic := '0';
37  signal REQ_2 : std_logic := '0';
38  signal clk : std_logic := '0';
39  signal rst : std_logic := '0';
40
41  signal ACK_1 : std_logic;
42  signal ACK_2 : std_logic;
43
44  constant clk_period : time := 10 ns;
45
46 BEGIN
47
48  -- Unit Under Test
49  -- Map simulation elements to elements of UUT
50  uut: arbiter_behavioral_2cons_lowPri PORT MAP(
51    REQ_1 => REQ_1,
52    REQ_2 => REQ_2,
53    clk => clk,
54    rst => rst,
55    ACK_1 => ACK_1,
56    ACK_2 => ACK_2
57  );
58
59
60  -- Define clock behavior
61  clk_process :process
62  begin
63    clk <= '0';
64    wait for clk_period/2;
65    clk <= '1';
66    wait for clk_period/2;
67  end process;
68
69  -- Begin simulation process
70  stim_proc: process
71  begin
72    -- Prep with reset signal
73    rst <= '1';
74    wait for clk_period*3;
75    rst <= '0';
76    wait for clk_period*3;
77
78    --begin stimulus
79    REQ_1 <= '1';
80    REQ_2 <= '1';
81    wait for clk_period*3;
82    REQ_1 <= '1';
83    REQ_2 <= '0';
84    wait for clk_period*3;
85    REQ_1 <= '1';
86    REQ_2 <= '1';
87    wait for clk_period*3;
88    REQ_1 <= '0';
89    REQ_2 <= '1';
90    wait for clk_period*3;
91    REQ_1 <= '1';
92    REQ_2 <= '1';
93    wait for clk_period*3;
94    REQ_1 <= '1';
95    REQ_2 <= '0';
96    wait for clk_period*3;
97    REQ_1 <= '1';
98    REQ_2 <= '1';
99    wait for clk_period*3;
100   REQ_1 <= '0';
101   REQ_2 <= '0';
102   wait for clk_period*3;
103   REQ_1 <= '0';
104   REQ_2 <= '1';
105   wait for clk_period*3;
106
107   rst <= '1';
108   wait for clk_period*3;
109   rst <= '1';
110   wait for clk_period*3;
111
112   wait;
113 end process;
114
115 END;

```



Homework Problem III:

Given a resource that is to be shared by three consumers such that only one consumer has access to the resource at any given time. The policy of access is non-preemptive with no priority. More specifically the policy is as follows:

- When the resource is idle and the consumers simultaneously request the resource, their requests are ignored until only one request is submitted
- When the resource is being accessed by any of the consumers, the consumers are scheduled as First-Come-First-Served (FCFS)

Design a three-consumer arbiter/controller that controls the access to the shared resource and implements the above policy. In the design process, provide the following:

- 1) The system architecture (block diagram) showing the interface ports to the arbiter including the clock and reset signals.
- 2) Finite State Machine (FSM) diagram showing all possible states, transitions, and output values.
- 3) K-maps for internal state and output variables.
- 4) Boolean expressions for internal state and output variables.
- 5) Detailed logic diagram using synchronous memory elements showing internal connections and external interfaces.
- 6) Complete description of the arbiter using VHDL code.
- 7) Complete VHDL testbench along with simulation results.




Figure 1: System architecture

Table 1: Input Code Assignment

Input Combinations (Input Codes)			Input Description
REQ_01	REQ_02	REQ_03	
0	0	0	No Requests
0	0	1	Consumer 3 requests resource
0	1	1	Consumers 2 and 3 requesting
0	1	0	Consumer 2 Requests resource
1	1	0	Consumers 1 and 2 requesting
1	1	1	Consumers 1, 2, and 3 requesting
1	0	1	Consumers 1 and 3 requesting
1	0	0	Consumer 1 requests resource

Table 2: Output Code Assignment

Output Combinations (Output Codes)			Output Description
ACK_01	ACK_02	ACK_03	
0	0	0	None granted access to resource
0	0	1	Consumer 3 granted access to resource
0	1	1	Forbidden output
0	1	0	Consumer 2 granted access to resource
1	1	0	Forbidden output
1	1	1	Forbidden output
1	0	1	Forbidden output
1	0	0	Consumer 1 granted access to resource

Table 3: State Code Assignment

State Description	State Codes	
	S_01	S_02
Resource is idle	0	0
Resource is used by consumer 3	0	1
Resource is used by consumer 1	1	0
Resource is used by consumer 2	1	1




Figure 2: State transition diagram

Table 4: State transition table

Next State (S ₁ , S ₂)		Inputs (REQ ₁ , REQ ₂ , REQ ₃)							
		000	001	011	010	110	111	101	100
Current State (S ₁ , S ₂)	00	00	01	00	11	00	00	00	10
	01	00	01	01	00	00	01	01	00
	11	00	00	11	11	11	11	00	00
	10	00	00	00	00	10	10	10	10

Table 5: K-map for the state variable S₁

Next State (S ₁)		Inputs (REQ ₁ , REQ ₂ , REQ ₃)							
		000	001	011	010	110	111	101	100
Current State (S ₁ , S ₂)	00				1				1
	01								
	11			1	1	1	1		
	10					1	1	1	1

$$\begin{aligned}
 S_1^{next} = & S1_current * S2_current * \overline{REQ_2} \\
 + & S1_current * \overline{S2_current} * \overline{REQ_1} \\
 + & \overline{S2_current} * \overline{REQ_1} * \overline{REQ_2} * \overline{REQ_3} \\
 + & \overline{S1_current} * \overline{S2_current} + \overline{REQ_1} * \overline{REQ_2} * \overline{REQ_3}
 \end{aligned}$$

Table 6: K-map for the state variable S₂

Next State (S ₂)		Inputs (REQ ₁ , REQ ₂ , REQ ₃)							
		000	001	011	010	110	111	101	100
Current State (S ₁ , S ₂)	00		1		1				
	01		1	1			1	1	
	11			1	1	1	1		
	10								

$$\begin{aligned}
 S_2^{next} = & \overline{S1_current} * \overline{REQ_1} * \overline{REQ_2} * \overline{REQ_3} \\
 + & S2_current * \overline{REQ_1} * \overline{REQ_2} * \overline{REQ_3} \\
 + & S1_current * S2_current * \overline{REQ_2} \\
 + & \overline{S1_current} * S2_current * \overline{REQ_1} * \overline{REQ_3} \\
 + & \overline{S1_current} * \overline{S2_current} * \overline{REQ_1} * \overline{REQ_2} * \overline{REQ_3}
 \end{aligned}$$

Table 7: Output transition table

Outputs (ACK ₁ , ACK ₂ , ACK ₃)		Inputs (REQ ₁ , REQ ₂ , REQ ₃)							
		000	001	011	010	110	111	101	100
Current State (S ₁ , S ₂)	00	000	000	000	000	000	000	000	000
	01	001	001	001	001	001	001	001	001
	11	010	010	010	010	010	010	010	010
	10	100	100	100	100	100	100	100	100

Table 8: K-map for the output variable ACK₁

Outputs (ACK ₁)		Inputs (REQ ₁ , REQ ₂ , REQ ₃)							
		000	001	011	010	110	111	101	100
Current State (S ₁ , S ₂)	00								
	01								
	11								
	10	1	1	1	1	1	1	1	1

$$ACK_1 = S1_current * \overline{S2_current}$$

Table 9: K-map for the output variable ACK₂

Outputs (ACK ₂)		Inputs (REQ ₁ , REQ ₂ , REQ ₃)							
		000	001	011	010	110	111	101	100
Current State (S ₁ , S ₂)	00								
	01								
	11	1	1	1	1	1	1	1	1
	10								

$$ACK_2 = S1_current * S2_current$$

Table 10: K-map for the output variable ACK₃

Outputs (ACK ₃)		Inputs (REQ ₁ , REQ ₂ , REQ ₃)							
		000	001	011	010	110	111	101	100
Current State (S ₁ , S ₂)	00								
	01	1	1	1	1	1	1	1	1
	11								
	10								

$$ACK_3 = S1_current * S2_current$$




Figure 3: Synchronous logic diagram

Structural VHDL code

```

16 library IEEE;
17 use IEEE.STD_LOGIC_1164.ALL;
18 use IEEE.STD_LOGIC_UNSIGNED.ALL;
19
20 entity arbiter_structural_3cons is
21     -- Define toplevel IO
22     PORT(
23         REQ_1 : IN      STD_LOGIC;
24         REQ_2 : IN      STD_LOGIC;
25         REQ_3 : IN      STD_LOGIC;
26         clk   : IN      STD_LOGIC;
27         rst   : IN      STD_LOGIC;
28         ACK_1 : OUT     STD_LOGIC;
29         ACK_2 : OUT     STD_LOGIC;
30         ACK_3 : OUT     STD_LOGIC
31     );
32 end arbiter_structural_3cons;
33
34 architecture struct_no_priority of arbiter_structural_3cons is
35     SIGNAL s1_current , s2_current : std_logic;
36     SIGNAL s1_next    , s2_next    : std_logic;
37
38 begin
39
40     -- Define memory elements
41     memory_elements : PROCESS(clk, rst)
42
43     BEGIN
44         IF (rst = '1') THEN
45             s1_current <= '0';
46             s2_current <= '0';
47         ELSIF (clk'EVENT AND clk = '1') THEN
48             s1_current <= s1_next;
49             s2_current <= s2_next;
50         END IF;
51     END PROCESS memory_elements;
52
53     -- Define state logic
54     s1_next <= (      (s1_current and s2_current and REQ_2) or
55                   (s1_current and (not s2_current) and REQ_1) or
56                   ((not s2_current) and REQ_1 and (not REQ_2) and (not REQ_3)) or
57                   ((not s1_current) and (not s2_current) and (not REQ_1) and REQ_2 and (not REQ_3))
58               );
59     s2_next <= (      ((not s1_current) and (not REQ_1) and (not REQ_2) and REQ_3) or
60                   (s2_current and (not REQ_1) and REQ_2 and REQ_3) or
61                   (s1_current and s2_current and REQ_2) or
62                   ((not s1_current) and s2_current and REQ_1 and REQ_3) or
63                   ((not s1_current) and (not s2_current) and (not REQ_1) and REQ_2 and (not REQ_3))
64               );
65
66     -- Define output logic
67     ACK_1 <= s1_current and (not s2_current);
68     ACK_2 <= s1_current and s2_current;
69     ACK_3 <= (not s1_current) and s2_current;
70
71 end struct_no_priority;


```

Testbench and Simulation Results

```

21 LIBRARY ieee;
22 USE ieee.std_logic_1164.ALL;
23
24 ENTITY arbiter_structural_3cons_tb IS
25 END arbiter_structural_3cons_tb;
26
27 ARCHITECTURE behavior OF arbiter_structural_3cons_tb IS
28
29   COMPONENT arbiter_structural_3cons
30     PORT(
31       REQ_1 : IN    std_logic;
32       REQ_2 : IN    std_logic;
33       REQ_3 : IN    std_logic;
34       clk : IN    std_logic;
35       rst : IN    std_logic;
36       ACK_1 : OUT   std_logic;
37       ACK_2 : OUT   std_logic;
38       ACK_3 : OUT   std_logic
39     );
40   END COMPONENT;
41
42   signal REQ_1 : std_logic := '0';
43   signal REQ_2 : std_logic := '0';
44   signal REQ_3 : std_logic := '0';
45   signal clk : std_logic := '0';
46   signal rst : std_logic := '0';
47
48
49   signal ACK_1 : std_logic;
50   signal ACK_2 : std_logic;
51   signal ACK_3 : std_logic;
52   constant clk_period : time := 10 ns;
53
54 BEGIN
55
56   -- Unit Under Test
57   uut: arbiter_structural_3cons PORT MAP(
58     REQ_1 => REQ_1,
59     REQ_2 => REQ_2,
60     REQ_3 => REQ_3,
61     clk => clk,
62     rst => rst,
63     ACK_1 => ACK_1,
64     ACK_2 => ACK_2,
65     ACK_3 => ACK_3
66   );
67
68   clk_process :process
69 begin
70     clk <= '0';
71     wait for clk_period/2;
72     clk <= '1';
73     wait for clk_period/2;
74 end process;
75
76
77   stim_proc: process
78 begin
79     rst <= '1';
80     wait for clk_period*3;
81     rst <= '0';
82     wait for clk_period*3;
83
84     --begin stimulus
85     REQ_1 <= '1';
86     REQ_2 <= '1';
87     REQ_3 <= '1';
88     wait for clk_period*3;
89     REQ_1 <= '1';
90     REQ_2 <= '0';
91     REQ_3 <= '0';
92     wait for clk_period*3;
93     REQ_1 <= '1';
94     REQ_2 <= '1';
95     REQ_3 <= '1';
96     wait for clk_period*3;
97     REQ_1 <= '0';
98     REQ_2 <= '1';
99     REQ_3 <= '0';
100    wait for clk_period*3;
101    REQ_1 <= '1';
102    REQ_2 <= '1';
103    REQ_3 <= '1';
104    wait for clk_period*3;
105    REQ_1 <= '0';
106    REQ_2 <= '0';
107    REQ_3 <= '1';
108    wait for clk_period*3;
109    REQ_1 <= '1';
110    REQ_2 <= '1';
111    REQ_3 <= '1';
112    wait for clk_period*3;
113    REQ_1 <= '1';
114    REQ_2 <= '0';
115    REQ_3 <= '0';
116    wait for clk_period*3;
117    REQ_1 <= '1';
118    REQ_2 <= '1';
119    REQ_3 <= '1';
120    wait for clk_period*3;
121    REQ_1 <= '0';
122    REQ_2 <= '1';
123    REQ_3 <= '0';
124    wait for clk_period*3;
125    REQ_1 <= '1';
126    REQ_2 <= '1';
127    REQ_3 <= '1';
128    wait for clk_period*3;
129    REQ_1 <= '0';
130    REQ_2 <= '0';
131    REQ_3 <= '1';
132    wait for clk_period*3;
133    REQ_1 <= '1';
134    REQ_2 <= '1';
135    REQ_3 <= '1';
136    wait for clk_period*3;
137    REQ_1 <= '0';
138    REQ_2 <= '0';
139    REQ_3 <= '0';
140    wait for clk_period*3;
141    REQ_1 <= '0';
142    REQ_2 <= '1';
143    REQ_3 <= '1';
144    wait for clk_period*3;
145    REQ_1 <= '1';
146    REQ_2 <= '1';
147    REQ_3 <= '0';
148    wait for clk_period*3;
149    REQ_1 <= '1';
150    REQ_2 <= '0';
151    REQ_3 <= '1';
152    wait for clk_period*3;
153    REQ_1 <= '0';
154    REQ_2 <= '1';
155    REQ_3 <= '0';
156    wait for clk_period*3;
157
158
159    -- Final reset
160    rst <= '1';
161    wait for clk_period*3;
162    rst <= '1';
163    wait for clk_period*3;
164
165    wait;
166  end process;
167
168 END;

```



Behavioral VHDL code

```

16 LIBRARY ieee;
17 USE ieee.std_logic_1164.all;
18 USE ieee.std_logic_unsigned.all;
19
20 ENTITY arbiter_behavioral_3cons IS
21   PORT(
22     REQ_1 : IN std_logic;
23     REQ_2 : IN std_logic;
24     REQ_3 : IN std_logic;
25     clk : IN std_logic;
26     rst : IN std_logic;
27     ACK_1 : OUT std_logic;
28     ACK_2 : OUT std_logic;
29     ACK_3 : OUT std_logic
30   );
31 END arbiter_behavioral_3cons;
32
33 ARCHITECTURE behavioral_3cons OF arbiter_behavioral_3cons IS
34
35   SUBTYPE STATE_TYPE IS
36     std_logic_vector (1 DOWNTO 0);
37
38   -- Hard coding for states
39   CONSTANT NO_ACCESS : STATE_TYPE := "00" ;
40   CONSTANT Con_01 : STATE_TYPE := "10" ;
41   CONSTANT Con_02 : STATE_TYPE := "11" ;
42   CONSTANT Con_03 : STATE_TYPE := "01" ;
43
44   -- Signals for states
45   SIGNAL current_state : STATE_TYPE;
46   SIGNAL next_state : STATE_TYPE;
47
48   SIGNAL REQ_VEC : std_logic_vector (1 TO 3);
49
50 BEGIN
51
52   REQ_VEC <= (REQ_1 & REQ_2 & REQ_3);
53
54   -----
55   -- Memory elements defined
56
57   memory_elements : PROCESS(clk, rst)
58 BEGIN
59
60   IF (rst = '1') THEN
61     current_state <= NO_ACCESS;
62   ELSIF (clk'EVENT AND clk = '1') THEN
63     current_state <= next_state;
64   END IF;
65 END PROCESS memory_elements;
66
67   -----
68   -- State logic defined
69
70   state_logic : PROCESS (REQ_VEC, current_state)
71 BEGIN
72
73   CASE current_state IS
74     WHEN NO_ACCESS =>
75       next_state <= NO_ACCESS;
76       IF (REQ_VEC = "100") THEN
77         next_state <= Con_01;
78       END IF;
79       IF (REQ_VEC = "010") THEN
80         next_state <= Con_02;
81       END IF;
82       IF (REQ_VEC = "001") THEN
83         next_state <= Con_03;
84       END IF;
85     WHEN Con_01 =>
86       next_state <= Con_01;
87       IF (REQ_VEC(1) = '0') THEN
88         next_state <= NO_ACCESS;
89       END IF;
90     WHEN Con_02 =>
91       next_state <= Con_02;
92       IF (REQ_VEC(2) = '0') THEN
93         next_state <= NO_ACCESS;
94       END IF;
95     WHEN Con_03 =>
96       next_state <= Con_03;
97       IF (REQ_VEC(3) = '0') THEN
98         next_state <= NO_ACCESS;
99       END IF;
100    WHEN OTHERS =>
101      next_state <= NO_ACCESS;
102  END CASE;
103 END PROCESS state_logic;
104
105   -----
106   -- Define output logic
107   -----
108
109  output_logic : PROCESS (current_state)
110 BEGIN
111
112   CASE current_state IS
113     WHEN Con_01 =>
114       ACK_1 <= '1';
115       ACK_2 <= '0';
116       ACK_3 <= '0';
117     WHEN Con_02 =>
118       ACK_1 <= '0';
119       ACK_2 <= '1';
120       ACK_3 <= '0';
121     WHEN Con_03 =>
122       ACK_1 <= '0';
123       ACK_2 <= '0';
124       ACK_3 <= '1';
125     WHEN OTHERS =>
126       ACK_1 <= '0';
127       ACK_2 <= '0';
128       ACK_3 <= '0';
129  END CASE;
130 END PROCESS output_logic;
131 END behavioral_3cons;

```

Testbench and Simulation Results

```

21 LIBRARY ieee;
22 USE ieee.std_logic_1164.ALL;
23
24 ENTITY arbiter_structural_3cons_tb IS
25 END arbiter_structural_3cons_tb;
26
27 ARCHITECTURE behavior OF arbiter_structural_3cons_tb IS
28
29   COMPONENT arbiter_structural_3cons
30     PORT(
31       REQ_1 : IN    std_logic;
32       REQ_2 : IN    std_logic;
33       REQ_3 : IN    std_logic;
34       clk   : IN    std_logic;
35       rst   : IN    std_logic;
36       ACK_1 : OUT   std_logic;
37       ACK_2 : OUT   std_logic;
38       ACK_3 : OUT   std_logic
39     );
40   END COMPONENT;
41
42   signal REQ_1 : std_logic := '0';
43   signal REQ_2 : std_logic := '0';
44   signal REQ_3 : std_logic := '0';
45   signal clk   : std_logic := '0';
46   signal rst   : std_logic := '0';
47
48
49   signal ACK_1 : std_logic;
50   signal ACK_2 : std_logic;
51   signal ACK_3 : std_logic;
52   constant clk_period : time := 10 ns;
53
54 BEGIN
55
56   -- Unit Under Test
57   uut: arbiter_structural_3cons PORT MAP(
58     REQ_1 => REQ_1,
59     REQ_2 => REQ_2,
60     REQ_3 => REQ_3,
61     clk => clk,
62     rst => rst,
63     ACK_1 => ACK_1,
64     ACK_2 => ACK_2,
65     ACK_3 => ACK_3
66   );
67
68   clk_process :process
69   begin
70     clk <= '0';
71     wait for clk_period/2;
72     clk <= '1';
73     wait for clk_period/2;
74   end process;
75
76
77   stim_proc: process
78   begin
79     rst <= '1';
80     wait for clk_period*3;
81     rst <= '0';
82     wait for clk_period*3;
83
84     --begin stimulus
85     REQ_1 <= '1';
86     REQ_2 <= '1';
87     REQ_3 <= '1';
88     wait for clk_period*3;
89     REQ_1 <= '1';
90     REQ_2 <= '0';
91     REQ_3 <= '0';
92     wait for clk_period*3;
93     REQ_1 <= '1';
94     REQ_2 <= '1';
95     REQ_3 <= '1';
96     wait for clk_period*3;
97     REQ_1 <= '0';
98     REQ_2 <= '1';
99     REQ_3 <= '0';
100    wait for clk_period*3;
101   REQ_1 <= '1';
102   REQ_2 <= '1';
103   REQ_3 <= '1';
104   wait for clk_period*3;
105   REQ_1 <= '0';
106   REQ_2 <= '0';
107   REQ_3 <= '1';
108   wait for clk_period*3;
109  REQ_1 <= '1';
110  REQ_2 <= '1';
111  REQ_3 <= '1';
112  wait for clk_period*3;
113  REQ_1 <= '1';
114  REQ_2 <= '0';
115  REQ_3 <= '0';
116  wait for clk_period*3;
117  REQ_1 <= '1';
118  REQ_2 <= '1';
119  REQ_3 <= '1';
120  wait for clk_period*3;
121  REQ_1 <= '0';
122  REQ_2 <= '1';
123  REQ_3 <= '0';
124  wait for clk_period*3;
125  REQ_1 <= '1';
126  REQ_2 <= '1';
127  REQ_3 <= '1';
128  wait for clk_period*3;
129  REQ_1 <= '0';
130  REQ_2 <= '0';
131  REQ_3 <= '1';
132  wait for clk_period*3;
133  REQ_1 <= '1';
134  REQ_2 <= '1';
135  REQ_3 <= '1';
136  wait for clk_period*3;
137  REQ_1 <= '0';
138  REQ_2 <= '0';
139  REQ_3 <= '0';
140  wait for clk_period*3;
141  REQ_1 <= '0';
142  REQ_2 <= '1';
143  REQ_3 <= '1';
144  wait for clk_period*3;
145  REQ_1 <= '1';
146  REQ_2 <= '1';
147  REQ_3 <= '0';
148  wait for clk_period*3;
149  REQ_1 <= '1';
150  REQ_2 <= '0';
151  REQ_3 <= '1';
152  wait for clk_period*3;
153  REQ_1 <= '0';
154  REQ_2 <= '1';
155  REQ_3 <= '0';
156  wait for clk_period*3;
157
158
159  -- Final reset
160  rst <= '1';
161  wait for clk_period*3;
162  rst <= '1';
163  wait for clk_period*3;
164
165  wait;
166  end process;
167
168 END;

```

