



Complete Single-Cycle/Non-Pipelined Datapath



Single-Cycle/Non-Pipelined Datapath (Main Control Unit)



Main Control Unit

Main Control Unit


| Instr. OP | RegDst | ALUSrc | MemToReg | RegWr | MemRd | MemWr | Branch | ALUOp | Jump |
|-------------------------|--------|--------|----------|-------|-------|-------|--------|-------|------|
| R-type 000000 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 10 | 0 |
| lw 100011 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 00 | 0 |
| sw 101011 | X | 1 | X | 0 | 0 | 1 | 0 | 00 | 0 |
| beq 000100 | X | 0 | X | 0 | 0 | 0 | 1 | 01 | 0 |
| j 000010 | X | X | X | 0 | 0 | 0 | X | XX | 1 |
| addi 001000 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | 0 |

- Setting of the MemRd signal (for R-type, sw, beq, j) depends on the memory design (could have to be 0 or could be a X (don't care))




Main Control Unit


□ From the truth table can design the Main Control logic



Single-Cycle/Non-Pipelined Datapath (PC Register)



Single-Cycle/Non-Pipelined Datapath (ALU Unit & ALU Control Unit)



ALU Unit & ALU Control Unit

- Assume **2-bit ALUOp** derived from **opcode**
 - Combinational logic derives ALU control

| opcode | rs | rt | rd | shamt | funct |
|--------|-------|-------|-------|-------|-------|
| 31:26 | 25:21 | 20:16 | 15:11 | 10:6 | 5:0 |

| opcode | ALUOp | Operation | funct | ALU function | ALU control |
|------------------------|-------|------------------|--------|------------------|-------------|
| lw \equiv 100011 | 00 | load word | XXXXXX | add | 0010 |
| sw \equiv 101011 | 00 | store word | XXXXXX | add | 0010 |
| beq \equiv 000100 | 01 | branch equal | XXXXXX | subtract | 0110 |
| R-type \equiv 000000 | 10 | add | 100000 | add | 0010 |
| | | subtract | 100010 | subtract | 0110 |
| | | AND | 100100 | AND | 0000 |
| | | OR | 100101 | OR | 0001 |
| | | set-on-less-than | 101010 | set-on-less-than | 0111 |



```

module MIPSALU (ALUCtl, A, B, ALUOut, Zero);
    input [3:0] ALUCtl;
    input [31:0] A,B;
    output reg [31:0] ALUOut;
    output Zero;
    assign Zero = (ALUOut==0); //Zero is true if ALUOut is 0
    always @(ALUCtl, A, B) begin //reevaluate if these change
        case (ALUCtl)
            0: ALUOut <= A & B;
            1: ALUOut <= A | B;
            2: ALUOut <= A + B;
            6: ALUOut <= A - B;
            7: ALUOut <= A < B ? 1 : 0;
            12: ALUOut <= ~(A | B); // result is nor
            default: ALUOut <= 0;
        endcase
    end
endmodule

```

FIGURE C.5.15 A Verilog behavioral definition of a MIPS ALU.


```

module ALUControl (ALUOp, FuncCode, ALUCtl);
    input [1:0] ALUOp;
    input [5:0] FuncCode;
    output [3:0] reg ALUCtl;
    always case (FuncCode)
        32: ALUCtl<=2; // add
        34: ALUCtl<=6; //subtract
        36: ALUCtl<=0; // and
        37: ALUCtl<=1; // or
        42: ALUCtl<=7; // slt
        default: ALUCtl<=15; // should not happen
    endcase
endmodule


```

FIGURE C.5.16 The MIPS ALU control: a simple piece of combinational control logic.


Single-Cycle/Non-Pipelined Datapath (Adder Units)




Single-Cycle/Non-Pipelined Datapath (Multiplexer Units)




Single-Cycle/Non-Pipelined Datapath (Shift-Left Units)




Single-Cycle/Non-Pipelined Datapath (Sign-Extend Unit)




Review: MIPS Memory Layout/Map



Review: MIPS Memory Layout/Map



Review: Mapping Your Data & Program



$Z_{DM} \equiv$ Allocated size of data memory

$A_{D0} \equiv$ First address of data segment = 0x1001 0000

$Z_{program} \equiv$ Allocated size of instruction memory = size of test program

$PC_0 \equiv$ First address of instruction segment = 0x0040 0000



Review: Mapping Your Program

| program_assembly.asm | | program_assembly_option1.asm | program_assembly_option2.asm |
|----------------------|-----------|------------------------------|------------------------------|
| 1 | addi | \$t0, \$zero, 5 | # Instruction 00 |
| 2 | addi | \$t1, \$zero, 7 | # Instruction 01 |
| 3 | start: sw | \$t0, 0(\$sp) | # Instruction 02 |
| 4 | sw | \$t1, -4(\$sp) | # Instruction 03 |
| 5 | lw | \$s0, 0(\$sp) | # Instruction 04 |
| 6 | lw | \$s1, -4(\$sp) | # Instruction 05 |
| 7 | beq | \$s0, \$s1, Else | # Instruction 06 |
| 8 | add | \$s3, \$s0, \$s1 | # Instruction 07 |
| 9 | j | Exit | # Instruction 08 |
| 10 | Else: sub | \$s3, \$s0, \$s1 | # Instruction 09 |
| 11 | Exit: add | \$s0, \$s0, \$s3 | # Instruction 10 |
| 12 | or | \$s1, \$s1, \$s3 | # Instruction 11 |
| 13 | addi | \$t0, \$t0, 3 | # Instruction 12 |
| 14 | addi | \$t1, \$t1, 3 | # Instruction 13 |
| 15 | addi | \$sp, \$sp, -8 | # Instruction 14 |
| 16 | j | start | # Instruction 15 |



Review: Mapping Your Program - Option 1

| program_assembly.asm | | program_assembly_option1.asm | | program_assembly_option2.asm | |
|----------------------|--------|------------------------------|---|---|--|
| 1 | addi | \$t0, \$zero, 5 | # Instruction 00 --> Address 00 = x"00000000" | | |
| 2 | addi | \$t1, \$zero, 7 | # Instruction 01 --> Address 04 = x"00000004" | | |
| 3 | start: | sw | \$t0, 0(\$sp) | # Instruction 02 --> Address 08 = x"00000008" | |
| 4 | | sw | \$t1, -4(\$sp) | # Instruction 03 --> Address 12 = x"0000000C" | |
| 5 | | lw | \$s0, 0(\$sp) | # Instruction 04 --> Address 16 = x"00000010" | |
| 6 | | lw | \$s1, -4(\$sp) | # Instruction 05 --> Address 20 = x"00000014" | |
| 7 | | beq | \$s0, \$s1, Else | # Instruction 06 --> Address 24 = x"00000018" | |
| 8 | | add | \$s3, \$s0, \$s1 | # Instruction 07 --> Address 28 = x"0000001C" | |
| 9 | | j | Exit | # Instruction 08 --> Address 32 = x"00000020" | |
| 10 | Else: | sub | \$s3, \$s0, \$s1 | # Instruction 09 --> Address 36 = x"00000024" | |
| 11 | Exit: | add | \$s0, \$s0, \$s3 | # Instruction 10 --> Address 40 = x"00000028" | |
| 12 | | or | \$s1, \$s1, \$s3 | # Instruction 11 --> Address 44 = x"0000002C" | |
| 13 | | addi | \$t0, \$t0, 3 | # Instruction 12 --> Address 48 = x"00000030" | |
| 14 | | addi | \$t1, \$t1, 3 | # Instruction 13 --> Address 52 = x"00000034" | |
| 15 | | addi | \$sp, \$sp, -8 | # Instruction 14 --> Address 56 = x"00000038" | |
| 16 | | j | start | # Instruction 15 --> Address 60 = x"0000003C" | |

$$PC_i = 4 \times I_i$$

$$\rightarrow I_i = PC_i / 4$$



Review: Mapping Your Program - Option 1

```
1 0010000000001000000000000000000101
2 0010000000001001000000000000000111
3 1010111110101010000000000000000000
4 101011111010100111111111111111100
5 1000111110110000000000000000000000
6 100011111011000111111111111111100
7 0001001000010001000000000000000010
8 00000010000100011001100000100000
9 000010 0000000000000000000000001010
10 00000010000100011001100000100010
11 00000010000100111000000000100000
12 00000010001100111000100000100101
13 001000010000100000000000000000011
14 001000010010100100000000000000011
15 001000111011110111111111111111000
16 000010 000000000000000000000000010
```

Manually-Assembled Program

```
1 0010000000001000000000000000000101
2 0010000000001001000000000000000111
3 1010111110101010000000000000000000
4 101011111010100111111111111111100
5 1000111110110000000000000000000000
6 100011111011000111111111111111100
7 0001001000010001000000000000000010
8 00000010000100011001100000100000
9 000010 0000010000000000000000001010
10 00000010000100011001100000100010
11 00000010000100111000000000100000
12 00000010001100111000100000100101
13 001000010000100000000000000000011
14 001000010010100100000000000000011
15 001000111011110111111111111111000
16 000010 000001000000000000000000010
```

MARS-Assembled Program

Different

$$PC_i = 4 \times I_i$$
$$\rightarrow I_i = PC_i / 4$$



Review: Mapping Your Program - Option 2

| program_assembly.asm | | program_assembly_option1.asm | program_assembly_option2.asm |
|----------------------|-----------|------------------------------|---|
| 1 | addi | \$t0, \$zero, 5 | # Instruction 00 --> Address (00 + x"00400000") = x"00400000" |
| 2 | addi | \$t1, \$zero, 7 | # Instruction 01 --> Address (04 + x"00400000") = x"00400004" |
| 3 | start: sw | \$t0, 0(\$sp) | # Instruction 02 --> Address (08 + x"00400000") = x"00400008" |
| 4 | sw | \$t1, -4(\$sp) | # Instruction 03 --> Address (12 + x"00400000") = x"0040000C" |
| 5 | lw | \$s0, 0(\$sp) | # Instruction 04 --> Address (16 + x"00400000") = x"00400010" |
| 6 | lw | \$s1, -4(\$sp) | # Instruction 05 --> Address (20 + x"00400000") = x"00400014" |
| 7 | beq | \$s0, \$s1, Else | # Instruction 06 --> Address (24 + x"00400000") = x"00400018" |
| 8 | add | \$s3, \$s0, \$s1 | # Instruction 07 --> Address (28 + x"00400000") = x"0040001C" |
| 9 | j | Exit | # Instruction 08 --> Address (32 + x"00400000") = x"00400020" |
| 10 | Else: sub | \$s3, \$s0, \$s1 | # Instruction 09 --> Address (36 + x"00400000") = x"00400024" |
| 11 | Exit: add | \$s0, \$s0, \$s3 | # Instruction 10 --> Address (40 + x"00400000") = x"00400028" |
| 12 | or | \$s1, \$s1, \$s3 | # Instruction 11 --> Address (44 + x"00400000") = x"0040002C" |
| 13 | addi | \$t0, \$t0, 3 | # Instruction 12 --> Address (48 + x"00400000") = x"00400030" |
| 14 | addi | \$t1, \$t1, 3 | # Instruction 13 --> Address (52 + x"00400000") = x"00400034" |
| 15 | addi | \$sp, \$sp, -8 | # Instruction 14 --> Address (56 + x"00400000") = x"00400038" |
| 16 | j | start | # Instruction 15 --> Address (60 + x"00400000") = x"0040003C" |

$$PC_i = 4 \times I_i + PC_0$$

$$\rightarrow I_i = (PC_i - PC_0) / 4$$



Review: Mapping Your Program - Option 2

```
1 0010000000001000000000000000000101
2 0010000000001001000000000000000111
3 1010111110101010000000000000000000
4 101011111010100111111111111111100
5 1000111110110000000000000000000000
6 100011111011000111111111111111100
7 0001001000010001000000000000000010
8 00000010000100011001100000100000
9 000010 0000010000000000000000001010
10 00000010000100011001100000100010
11 00000010000100111000000000100000
12 00000010001100111000100000100101
13 001000010000100000000000000000011
14 001000010010100100000000000000011
15 001000111011110111111111111111000
16 000010 000001000000000000000000010
```

Manually-Assembled Program

```
1 0010000000001000000000000000000101
2 0010000000001001000000000000000111
3 1010111110101010000000000000000000
4 101011111010100111111111111111100
5 1000111110110000000000000000000000
6 100011111011000111111111111111100
7 0001001000010001000000000000000010
8 00000010000100011001100000100000
9 000010 0000010000000000000000001010
10 00000010000100011001100000100010
11 00000010000100111000000000100000
12 00000010001100111000100000100101
13 001000010000100000000000000000011
14 001000010010100100000000000000011
15 001000111011110111111111111111000
16 000010 000001000000000000000000010
```

MARS-Assembled Program

Same

$$PC_i = 4 \times I_i + PC_0$$
$$\rightarrow I_i = (PC_i - PC_0) / 4$$

