# PmodACL Programmer's Reference Manual

Revision: December 16, 2011



1300 NE Henley Court, Suite 3 Pullman, WA 99163 (509) 334 6306 Voice | (509) 334 6300 Fax

# Introduction

This document describes the programming interface to the PmodACL library that is included as part of the PmodLib library. It describes the capabilities of the PmodACL and all the API functions used to access its features.

The purpose this library is to offer access to the functionality of the PmodACL for the Cerebot 32MX4 or 32MX7 microcontrollers. For additional information on operation and signaling see the Digilent PmodACL Reference Manual and the Analog Devices ADXL345 Reference Manual.

# **PmodACL Basic API Functions**

# void PmodACLInitSpi(SpiChannel chn, uint32\_t pbClock, uint32\_t bitRate)

**Parameters** 

SpiChannel chn - Spi Channel uint32\_t pbClock - peripheral bus clock frequency in Hz uint32\_t bitRate - bit rate desired in Hz

Return Value none

Initializes the PmodACL for SPI 4 wire in Mode 3 as follows: master, enable slave select, 8 bit mode, CKP high (SPI Mode 3 -> CKP-1 CKE-0)

**NOTE:** See SERIAL COMMUNICATIONS->SPI in the <u>ADXL345</u> reference manual for additional information.

#### void PmodACLGetAxisData(SpiChannel chn, PMODACL\_AXIS \*pmodACLAxis)

**Parameters** 

SpiChannel chn - Spi Channel PMODACL\_AXIS \*pmodACLAxis - pointer to data structure used to store axis data

Return Value none

Reads the values from the axis values and writes to a PMODACL AXIS struct

A multi-byte read of the axis registers is performed, low and high bytes are shifted and combined to create 16 bit signed values then stored in the corresponding axis field in pmodACLAxis.

Doc: page 1 of 28



**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x32 to Register 0x37 DATAX0, DATAX1, DATAY0, DATAY1, DATAZ0, DATAZ1 in the <u>ADXL345</u> reference manual for additional information. Defined in Table 1: PmodACL Register/Configuration Definitions.

# uint8\_t PmodACLReadReg(SpiChannel chn, uint8\_t address)

#### **Parameters**

SpiChannel chn - Spi Channel uint8 t address - address of register to read

#### Return Value

uint8\_t - value stored in register

Reads and returns a value from the register specified in the address parameter, valid register address are located in Table 1: PmodACL Register/Configuration Definitions.

# void PmodACLReadRegMultiByte(SpiChannel chn, uint8\_t startAddress, uint8\_t \*data, uint8\_t numBytes)

#### **Parameters**

SpiChannel chn - Spi Channel uint8\_t startAddress - register start address uint8\_t \*data - pointer to array of uint8\_t, register values are stored here uint8\_t numBytes - number of bytes to read

#### Return Value

none

Reads a series of bytes starting at a base register address and stores them in a array.

#### **Example:**

```
uint8 t data[PMODACL NUM OFSXYZ OFFSET BYTES];
```

PmodACLReadRegMultiByte(SPI2,PMODACL\_REG\_OFSX,data, PMODACL\_NUM\_OFFSET\_BYTES);

This preceding will start at register PMODACL\_REG\_OFSX and read PMODACL\_NUM\_OFFSET\_BYTES into corresponding indices in data, incrementing register address by 1 each time. This function is best used when multiple contiguous values must be read in an atomically before register values change. See Table 1: PmodACL Register/Configuration Definitions.

www.digilentinc.com page 2 of 28



# int32\_t PmodACLCalibrate(SpiChannel chn,uint8\_t numSamples, uint8\_t oneGaxisOrienatation)

#### **Parameters**

SpiChannel chn - Spi Channel
uint8\_t numSamples -number of samples to take during calibration
uint8\_t oneGaxisOrienatation - 1G axis orientation during calibration Acceptable values are
prefixed with PMODACL\_CALIBRATE in Table 1: PmodACL

Register/Configuration Definitions.

#### Return Value

int32\_t - signed integer representing calculated offset values <AXIS:byte>: X:2, Y:1, Z:0

Performs a calibration of the PmodACL axis utilizing the OFFSET register

Axis value sample are taken and averaged to achieve a baseline reprentation of all axes, the OFFSET register is then set to automatically adjust axis readings. PmodACL should be placed such that one axis is positioned to read 1g and the others 0g, typically this is the Z axis. The 1G orientation axis is specified using values defined in Table 1: PmodACL Register/Configuration Definitions prefixed with PMODACL\_CALIBRATE.

**NOTE:** For a full description of the calibration procedure see "Offset Calibration" in the <u>ADXL345</u> reference manual.

# void PmodACLWriteRegMultiByte(SpiChannel chn,uint8\_t startAddress,uint8\_t \*data, uint8\_t numBytes)

#### **Parameters**

SpiChannel chn - Spi Channel uint8\_t startAddress - register start address uint8\_t \*data - pointer to array of uint8\_t, new register values uint8\_t numBytes - number of bytes to write

#### Return Value

none

Writes a series of bytes starting at a base register address and from an array.

#### **Example:**

uint8\_t data[PMODACL\_NUM\_OFSXYZ\_OFFSET\_BYTES] = {1,2,3} PmodACLWriteRegMultiByte(SPI2,PMODACL\_REG\_OFSX,data, PMODACL\_NUM\_OFFSET\_BYTES)

This preceding will start at register PMODACL\_REG\_OFSX and write PMODACL\_NUM\_OFFSET\_BYTES from corresponding indices in data to PMODACL\_NUM\_OFFSET\_BYTES registers, the address is increased by 1 each time a byte is written. This function is best used when multiple contiguous values must be written atomically for a specific command. See Table 1: PmodACL Register/Configuration Definitions.

www.digilentinc.com page 3 of 28



# void PmodACLWriteReg(SpiChannel chn,uint8\_t address,uint8\_t dataBits)

**Parameters** 

SpiChannel chn - Spi Channel uint8\_t address - address of register to write

Return Value none

Writes a value to the register specified in the address parameter, valid register address are located in Table 1: PmodACL Register/Configuration Definitions and are prefixed with PMODACL\_REG

# **PmodACL Macros**

#### PmodACLSetDataFormat(CHN,DATA\_FORMAT)

**Parameters** 

SpiChannel CHN - Spi channel
uint8\_t DATA\_FORMAT - Combination of ORed values prefixed with
PMODACL\_BIT\_DATA\_FORMAT defined in Table 1: PmodACL
Register/Configuration Definitions

Return Value none

Sets the representation of data to the registers defined in PMODACL\_REG\_DATA<AXIS><BIT>, sets SPI 3 or 4 wire mode, interrupt active high or low, full resolution mode, bit justification and range bits

#### DATA FORMAT Register \*

| D7        | D6  | D5         | D4 | D3       | D2      | D1    | D0   |
|-----------|-----|------------|----|----------|---------|-------|------|
| SELF_TEST | SPI | INT_INVERT | 0  | FULL_RES | JUSTIFY | RANGE | BITS |

<sup>\*</sup>Values prefixed with PMODACL\_BIT\_DATA\_FORMAT in Table 1: PmodACL Register/Configuration Definitions.

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x31—DATA\_FORMAT (Read/Write) in the <u>ADXL345</u> reference manual for additional information. Only 4 Wire SPI is supported on the PmodACL. See Table 1: PmodACL Register/Configuration Definitions.

www.digilentinc.com page 4 of 28



#### PmodACLGetDataFormat(CHN)

**Parameters** 

uint8\_t - PMODACL\_REG\_DATA\_FORMAT register contents

Return Value

uint8\_t - PMODACL\_REG\_DATA\_FORMAT register contents

Returns the DATA\_FORMAT register (defined in PMODACL\_REG\_DATA\_FORMAT)

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x31—DATA\_FORMAT (Read/Write) in the <u>ADXL345</u> reference manual for additional information. See Table 1: PmodACL Register/Configuration Definitions prefixed with PMODACL\_REG.

### PmodACLSetPowerCtl(CHN,POWER\_CTL)

**Parameters** 

uint8\_t POWER\_CTL - Combination of ORed values prefixed with PMODACL\_BIT\_POWER\_CTL in see Table 1: PmodACL Register/Configuration Definitions

Return Value none

Sets the PMODACL\_REG\_POWER\_CTL register

#### POWER CTL Register \*

| D7 | D6 | D5   | D4         | D3      | D2    | D1  | D0  |
|----|----|------|------------|---------|-------|-----|-----|
| 0  | 0  | LINK | AUTO_SLEEP | MEASURE | SLEEP | WAK | EUP |

<sup>\*</sup>Values prefixed with PMODACL\_BIT\_POWER\_CTL in Table 1: PmodACL Register/Configuration Definitions.

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x2D—POWER\_CTL (Read/Write) in the <u>ADXL345</u> reference manual for additional information. See Table 1: PmodACL Register/Configuration Definitions.

www.digilentinc.com page 5 of 28



# PmodACLGetPowerCtl(CHN)

**Parameters** 

SpiChannel CHN - spiChannel

Return Value

uint8\_t - PMODACL\_REG\_POWER\_CTL register contents see Table 1: PmodACL Register/Configuration Definitions, prefixed with PMODACL BIT POWER CTL

Returns the POWER\_CTL register (defined in PMODACL\_REG\_POWER\_CTL)

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x2D—POWER\_CTL (Read/Write) in the <u>ADXL345</u> reference manual for additional information. Defined in Table 1: PmodACL Register/Configuration Definitions.

#### PmodACLGetDeviceID(CHN)

**Parameters** 

SpiChannel CHN - spiChannel

Return Value

uint8\_t - PMODACL\_DEVICE\_ID (value)

Returns the contents of DEVID register, which is a fixed value defined in PMODACL\_DEVICE\_ID listed in Table 1: PmodACL Register/Configuration Definitions.

# PmodACLSetFIFOCtl(CHN,FIFO\_CTL)

**Parameters** 

SpiChannel CHN - Spi channel
uint8\_t FIFO\_CTL - Combination of ORed values prefixed with PMODACL\_BIT\_FIFO\_CTL
defined in "Local Type Definitions"

Return Value

none

Sets the PMODACL\_REG\_FIFO\_CTL register

FIFO CTL Register \*

|           | <u>-</u> : _ : : : g.::::: |         |         |    |    |    |    |  |  |  |
|-----------|----------------------------|---------|---------|----|----|----|----|--|--|--|
| D7        | D6                         | D5      | D4      | D3 | D2 | D1 | D0 |  |  |  |
| FIFO_MODE |                            | TRIGGER | Samples |    |    |    |    |  |  |  |

<sup>\*</sup>Values prefixed with PMODACL\_BIT\_FIFO\_CTL in Table 1: PmodACL Register/Configuration Definitions.

www.digilentinc.com page 6 of 28



#### FIFO Modes\*

| D7            | D6      | Mode |
|---------------|---------|------|
| PMODACL_BIT_F | Bypass  |      |
| PMODACL_BIT_F | FIFO    |      |
| PMODACL_BIT_F | Stream  |      |
| PMODACL_BIT_F | Trigger |      |

<sup>\*</sup>Values prefixed with PMODACL\_BIT\_FIFO\_CTL in Table 1: PmodACL Register/Configuration Definitions.

**NOTE**: See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x38—FIFO\_CTL (Read/Write) in the <u>ADXL345</u> reference manual for additional information.

#### PmodACLGetFIFOCtI(CHN)

#### **Parameters**

SpiChannel CHN - Spi channel

#### Return Value

uint8\_t - Combination of ORed values prefixed with PMODACL\_BIT\_FIFO\_CTL defined in Table 1: PmodACL Register/Configuration Definitions.

Gets the contents of the PMODACL\_REG\_FIFO\_CTL register

# FIFO\_CTL Register\*

| D7    | D6   | D5      | D4   | D3   | D2 | D1 | D0 |
|-------|------|---------|------|------|----|----|----|
| FIFO_ | MODE | TRIGGER | Samp | oles |    |    |    |

<sup>\*</sup>Values prefixed with PMODACL\_BIT\_FIFO\_CTL in Table 1: PmodACL Register/Configuration Definitions.

#### FIFO Modes\*

| D7                                   | D6     | Mode |  |  |  |  |  |
|--------------------------------------|--------|------|--|--|--|--|--|
| PMODACL_BIT_F                        | Bypass |      |  |  |  |  |  |
| PMODACL_BIT_F                        | FIFO   |      |  |  |  |  |  |
| PMODACL_BIT_F                        | Stream |      |  |  |  |  |  |
| PMODACL_BIT_FIFO_CTL_TRIGGER Trigger |        |      |  |  |  |  |  |

<sup>\*</sup>Values prefixed with PMODACL\_BIT\_FIFO\_CTL in Table 1: PmodACL Register/Configuration Definitions.

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x38—FIFO\_CTL (Read/Write) in the ADXL345 reference manual for additional information.

www.digilentinc.com page 7 of 28



# PmodACLSetOffset(CHN,OFFSET\_BYTES)

**Parameters** 

SpiChannel CHN - Spi Channel int8\_t OFFSET\_BYTES[PMODACL\_NUM\_OFFSET\_BYTES] - 3 byte array containing offset values

Return Value none

Set the contents of the PMODACL\_REG\_OFSX,PMODACL\_REG\_OFSY, and PMODACL\_REG\_OFSZ registers

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x1E, Register 0x1F, Register 0x20—OFSX, OFSY, OFSZ (Read/Write) in the <u>ADXL345</u> reference manual for additional information.

Function PmodACLCalibrate supplied in this library will perform the calibration calculations and set the OFFSET registers. Array passed in should be of size PMODACL\_NUM\_OFFSET\_BYTES listed in Table 1: PmodACL Register/Configuration Definitions.

#### PmodACLGetOffset(CHN,OFFSET BYTES)

**Parameters** 

SpiChannel CHN - Spi Channel int8\_t OFFSET\_BYTES[PMODACL\_NUM\_OFFSET\_BYTES] - 3 byte array to fill with offset bytes

Return Value none

Fills a 3 byte array with the contents of the PMODACL\_REG\_OFSX,PMODACL\_REG\_OFSY, and PMODACL\_REG\_OFSZ

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x1E, Register 0x1F, Register 0x20—OFSX, OFSY, OFSZ (Read/Write) in the <u>ADXL345</u> reference manual for additional information. Array passed in should be of size PMODACL\_NUM\_OFFSET\_BYTES listed in Table 1: PmodACL Register/Configuration Definitions.



# PmodACLSetThreshTap(CHN,THRESH\_TAP)

**Parameters** 

SpiChannel CHN - Spi channel uint8\_t THRESH\_TAP - tap threshold

Return Value none

Sets threshold value for interrupts.

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x1D—THRESH\_TAP (Read/Write) in the <u>ADXL345</u> reference manual for additional information. Defined in Table 1: PmodACL Register/Configuration Definitions.

#### PmodACLGetThreshTap(CHN)

**Parameters** 

SpiChannel CHN - Spi channel

Return Value

uint8 t - PMODACL REG THRESH TAP register contents

Returns the contents of the THRESH\_TAP register (defined as PMODACL\_REG\_THRESH\_TAP in Table 1: PmodACL Register/Configuration Definitions)

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x1D—THRESH\_TAP (Read/Write) in the <u>ADXL345</u> reference manual for additional information. Defined in Table 1: PmodACL Register/Configuration Definitions.



# PmodACLSetIntEnable(CHN,INT\_ENABLE)

**Parameters** 

SpiChannel CHN - Spi channel
uint8\_t INT\_ENABLE - Combination of ORed values prefixed with
PMODACL\_BIT\_INT\_ENABLE defined in Table 1: PmodACL
Register/Configuration Definitions

Return Value none

Sets the contents of the PMODACL\_REG\_INT\_ENABLE register.

Setting bits in this register enable their respective functions to generate interrupts, clearing bits disables them.

#### INT ENABLE Register \*

| D7         | D6         | D5         | D4       | D3         | D2        | D1        | D0      |
|------------|------------|------------|----------|------------|-----------|-----------|---------|
| DATA_READY | SINGLE_TAP | DOUBLE_TAP | ACTIVITY | INACTIVITY | FREE_FALL | WATERMARK | OVERRUN |

<sup>\*</sup>Values prefixed with PMODACL\_BIT\_INT\_ENABLE\_ in Table 1: PmodACL Register/Configuration Definitions.

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x2E—INT\_ENABLE (Read/Write) in the <u>ADXL345</u> reference manual for additional information. Defined in Table 1: PmodACL Register/Configuration Definitions.

### PmodACLGetIntEnable(CHN)

**Parameters** 

SpiChannel CHN - Spi channel

Return Value

uint8 t - PMODACL REG INT ENABLE register contents

Returns the INT\_ENABLE register (defined in PMODACL\_REG\_INT\_ENABLE)

# INT\_ENABLE Register \*

| D7         | D6         | D5         | D4       | D3         | D2        | D1        | D0      |
|------------|------------|------------|----------|------------|-----------|-----------|---------|
| DATA_READY | SINGLE_TAP | DOUBLE_TAP | ACTIVITY | INACTIVITY | FREE_FALL | WATERMARK | OVERRUN |

<sup>\*</sup>Values prefixed with PMODACL\_BIT\_INT\_ENABLE\_in Table 1: PmodACL Register/Configuration Definitions.

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x2E—INT\_ENABLE (Read/Write) in the <u>ADXL345</u> reference manual for additional information. Defined in Table 1: PmodACL Register/Configuration Definitions.



# PmodACLSetIntMap(CHN,INT\_MAP)

**Parameters** 

SpiChannel CHN - Spi channel

uint8\_t INT\_MAP - Combination of ORed values prefixed with PMODACL\_BIT\_INT\_MAP defined in Table 1: PmodACL Register/Configuration Definitions.

Return Value None

**INT MAP Register\*** 

|            | 3          |            |          |            |           |           |         |
|------------|------------|------------|----------|------------|-----------|-----------|---------|
| D7         | D6         | D5         | D4       | D3         | D2        | D1        | D0      |
| DATA_READY | SINGLE_TAP | DOUBLE_TAP | ACTIVITY | INACTIVITY | FREE_FALL | WATERMARK | OVERRUN |

<sup>\*</sup>Values prefixed with PMODACL\_BIT\_INT\_MAP\_ in Table 1: PmodACL Register/Configuration Definitions.

Bits set to 0 map their interrupt events to the INT1 pin, bits set to 1 map their interrupt events to the INT2 pin. Interrupts set for any given pin are OR'ed.

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x2F—INT\_MAP (R/W) in the <u>ADXL345</u> reference manual for additional information. Defined in Table 1: PmodACL Register/Configuration Definitions.

# PmodACLGetIntMap(CHN)

**Parameters** 

SpiChannel CHN - Spi channel

Return Value

uint8\_t - PMODACL\_REG\_INT\_MAP register contents

Returns the INT\_MAP register (defined in PMODACL\_REG\_INT\_MAP)

#### INT\_MAP Register \*

| D7         | D6         | D5         | D4       | D3         | D2        | D1        | D0      |
|------------|------------|------------|----------|------------|-----------|-----------|---------|
| DATA_READY | SINGLE_TAP | DOUBLE_TAP | ACTIVITY | INACTIVITY | FREE_FALL | WATERMARK | OVERRUN |

<sup>\*</sup>Values prefixed with PMODACL\_BIT\_INT\_MAP\_ in Table 1: PmodACL Register/Configuration Definitions.

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x2F—INT\_MAP (R/W) in the <u>ADXL345</u> reference manual for additional information. Defined in Table 1: PmodACL Register/Configuration Definitions.



# PmodACLGetIntSource(CHN)

**Parameters** 

SpiChannel CHN - Spi channel

Return Value

uint8\_t - contents of PMODACL\_REG\_INT\_SOURCE register, which is a combination of ORed values prefixed with PMODACL\_BIT\_INT\_SOURCE defined in Table 1: PmodACL Register/Configuration Definitions.

#### **INT SOURCE Register \***

| D7         | D6         | D5         | D4       | D3         | D2        | D1        | D0      |
|------------|------------|------------|----------|------------|-----------|-----------|---------|
| DATA_READY | SINGLE_TAP | DOUBLE_TAP | ACTIVITY | INACTIVITY | FREE_FALL | WATERMARK | OVERRUN |

<sup>\*</sup>Values prefixed with PMODACL\_BIT\_INT\_SOURCE in Table 1: PmodACL Register/Configuration Definitions.

Bits set to 1 indicate an event of this type occurred. Reading this register will clear the interrupt bits.

**NOTE:** A double tap will set the SINGLE\_TAP and DOUBLE\_TAP bits, this value is provided as PMODACL\_BIT\_INT\_SOURCE\_DOUBLE\_TAP defined in Table 1: PmodACL Register/Configuration Definitions.

See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x30—INT\_SOURCE (Read Only) in the <u>ADXL345</u> reference manual for additional information. Defined in Table 1: PmodACL Register/Configuration Definitions.

#### PmodACLSetTapAxes(CHN,TAP\_AXES)

**Parameters** 

SpiChannel CHN - Spi channel

uint8\_t TAP\_AXES - Combination of ORed values prefixed with PMODACL\_BIT\_TAP\_AXES defined in Table 1: PmodACL Register/Configuration Definitions.

Return Value none

Enables/Disable Axes for tap detection

#### TAP AXES Register \*

| D7 | D6 | D5 | D4 | D3       | D2           | D1           | D0           |
|----|----|----|----|----------|--------------|--------------|--------------|
| 0  | 0  | 0  | 0  | SUPPRESS | TAP_X_ENABLE | TAP_Y_ENABLE | TAP_Z_ENABLE |

<sup>\*</sup>Values prefixed with PMODACL\_BIT\_TAP\_AXES in Table 1: PmodACL Register/Configuration Definitions.

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x2A—TAP\_AXES (Read/Write) in the <u>ADXL345</u> reference manual for additional information. Defined in Table 1: PmodACL Register/Configuration Definitions.



#### PmodACLGetTapAxes(CHN)

**Parameters** 

SpiChannel CHN - Spi channel

Return Value

uint8\_t - PMODACL\_REG\_TAP\_AXES register contents

Returns the TAP\_AXES register (defined in PMODACL\_REG\_TAP\_AXES)

# TAP\_AXES Register (VALUES PREFIXED WITH PMODACL\_BIT\_TAP\_AXES)

| D7 | D6 | D5 | D4 | D3       | D2           | D1           | D0           |
|----|----|----|----|----------|--------------|--------------|--------------|
| 0  | 0  | 0  | 0  | SUPPRESS | TAP_X_ENABLE | TAP_Y_ENABLE | TAP_Z_ENABLE |

<sup>\*</sup>Values prefixed with PMODACL\_BIT\_TAP\_AXES in Table 1: PmodACL Register/Configuration Definitions.

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x2A—TAP\_AXES (Read/Write) in the <u>ADXL345</u> reference manual for additional information.

### PmodACLSetTapDuration(CHN,DUR)

**Parameters** 

SpiChannel CHN - Spi Channel uint8 t DUR - tap duration (625 microseconds/LSB)

Return Value

none

Set the amount of time the an event must be above THRESH TAP to trigger a tap event.

**NOTE:**See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x21—DUR (Read/Write) in the <u>ADXL345</u> reference manual for additional information. Defined in Table 1: PmodACL Register/Configuration Definitions.

#### PmodACLGetTapDuration(CHN)

**Parameters** 

SpiChannel CHN - Spi Channel

Return Value

uint8\_t - tap duration (625 microseconds/LSB)

Returns the DUR register (defined as PMODACL\_REG\_DUR Table 1: PmodACL Register/Configuration Definitions.)

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x21—DUR (Read/Write) in the <u>ADXL345</u> reference manual for additional information. Defined in Table 1: PmodACL Register/Configuration Definitions.

PmodACLSetTapLatency(CHN,TAP\_LATENCY)

www.digilentinc.com page 13 of 28



**Parameters** 

SpiChannel CHN - Spi channel uint8\_t TAP\_LATENCY - time between tap detection and start of the time window (1.25ms/LSB)

Return Value none

Sets the amount of time to wait from a tap detection to the start of the time window as defined in the PMODACL\_REG\_WINDOW register (Table 1: PmodACL Register/Configuration Definitions).

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x22—Latent (Read/Write) in the <u>ADXL345</u> reference manual for additional information. Defined in Table 1: PmodACL Register/Configuration Definitions.

#### PmodACLGetTapLatency(CHN)

**Parameters** 

SpiChannel CHN - Spi channel

Return Value

uint8 t - time between tap detection and start of the time window (1.25ms/LSB)

Defines the amount of time to wait from a tap detection to the start of the time window as defined in the PMODACL\_REG\_WINDOW register (Table 1: PmodACL Register/Configuration Definitions).

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x22—Latent (Read/Write) in the <u>ADXL345</u> reference manual for additional information. Defined in Table 1: PmodACL Register/Configuration Definitions.

# PmodACLSetTapWindow(CHN,TAP\_WINDOW)

**Parameters** 

SpiChannel CHN - Spi channel uint8\_t TAP\_WINDOW - tap window (1.25ms/LSB)

Return Value

none

Represents the amount of time after the latency time (PMODACL\_REG\_LATENT) expires that a second tap can occur. Setting this register to 0 disables double taps. Register defined in Table 1: PmodACL Register/Configuration Definitions.

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x23—Window (Read/Write) in the <u>ADXL345</u> reference manual for additional information. Defined in Table 1: PmodACL Register/Configuration Definitions.



### PmodACLGetTapWindow(CHN)

**Parameters** 

SpiChannel CHN - Spi channel

Return Value

uint8\_t - tap window (1.25ms/LSB)

Represents the amount of time after the latency time (PMODACL\_REG\_LATENT) expires that a second tap can occur. Return value of 0 indicates that double taps are disabled.

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x23—Window (Read/Write) in the <u>ADXL345</u> reference manual for additional information. Register defined in Table 1: PmodACL Register/Configuration Definitions.

# PmodACLGetActTapStatus(CHN)

**Parameters** 

SpiChannel CHN - Spi channel

Return Value

uint8\_t - contents of PMODACL\_REG\_ACT\_TAP\_STATUS register, which is a combination of ORed values prefixed with PMODACL\_BIT\_ACT\_TAP\_STATUS defined in Table 1: PmodACL Register/Configuration Definitions.

Bits set to 1 indicate the tap or activity source of an event, this register should be read before interrupts are cleared.

#### ACT TAP STATUS Register \*

| D7 | D6           | D5           | D4           | D3       | D2           | D1           | D0           |
|----|--------------|--------------|--------------|----------|--------------|--------------|--------------|
| 0  | ACT_X_SOURCE | ACT_Y_SOURCE | ACT_Z_SOURCE | SUPPRESS | TAP_X_ENABLE | TAP_Y_ENABLE | TAP_Z_ENABLE |

<sup>\*</sup>Values prefixed with PMODACL\_BIT\_ACT\_TAP\_STATUS in Table 1: PmodACL Register/Configuration Definitions.

**NOTE**: See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x2B—ACT\_TAP\_STATUS (Read Only) in the <u>ADXL345</u> reference manual for additional information.

www.digilentinc.com page 15 of 28



# PmodACLSetThreshFF(CHN,THRESH\_FF)

**Parameters** 

SpiChannel CHN - Spi Channel uint8\_t THRESH\_FF- free fall threshold (62.5mg/LSB)

Return Value

none

Sets the threshold for free fall detection, acceleration on all axes is compared to this register, value range should be between 300mg and 600mg.

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x28—THRESH\_FF (Read/Write) in the <u>ADXL345</u> reference manual for additional information. Defined in Table 1: PmodACL Register/Configuration Definitions.

#### PmodACLGetThreshFF(CHN)

**Parameters** 

SpiChannel CHN - Spi Channel

Return Value

uint8 t - free fall threshold (62.5mg/LSB)

Returns threshold for free fall detection, acceleration on all axes is compared to this register, value range should be between 300mg and 600mg.

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x28—THRESH\_FF (Read/Write) in the <u>ADXL345</u> reference manual for additional information. Defined in Table 1: PmodACL Register/Configuration Definitions.



# PmodACLSetBwRate(CHN,BW\_RATE)

**Parameters** 

SpiChannel CHN - Spi Channel

Return Value

uint8\_t - contents of PMODACL\_REG\_BW\_RATE register, which is a combination of ORed values prefixed with PMODACL\_BIT\_BW\_RATE defined in Table 1: PmodACL Register/Configuration Definitions.

Register defines low/normal power modes, device bandwidth and data output rate.

#### BW RATE Register \*

| D7 | D6 | D5 | D4        | D3  | D2 | D1 | D0 |
|----|----|----|-----------|-----|----|----|----|
| 0  | 0  | 0  | LOW_POWER | RAT | Έ  |    |    |

<sup>\*</sup>Values prefixed with PMODACL\_BIT\_BW\_RATE in Table 1: PmodACL Register/Configuration Definitions.

**NOTE:** Values for tables 7 and 8 are defined in "Local Type Definitions" and following the following format PMODACL\_BIT\_BW\_RATE\_<OUTPUT\_BIT\_RATE>\_HZ, the bandwidth is half of the value defined.

See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x2C—BW\_RATE (Read/Write) in the <u>ADXL345</u> reference manual for additional information.

#### PmodACLGetBwRate(CHN)

**Parameters** 

SpiChannel CHN - Spi Channel

Return Value

uint8\_t - PMODACL\_REG\_BW\_RATE register contents

Register defines low/normal power modes, device bandwidth and data output rate.

#### BW RATE Register\*

|   |      |    | 9.0.0     |     |    |    |    |
|---|------|----|-----------|-----|----|----|----|
| D | 7 D6 | D5 | D4        | D3  | D2 | D1 | D0 |
| 0 | 0    | 0  | LOW_POWER | RAT | Έ  |    | •  |

<sup>\*</sup>Values prefixed with PMODACL\_BIT\_BW\_RATE in Table 1: PmodACL Register/Configuration Definitions.

NOTE: Values for tables 7 and 8 are defined in "Local Type Definitions" and following the following format PMODACL\_BIT\_BW\_RATE\_<OUTPUT\_BIT\_RATE>\_HZ, the bandwidth is half of the value defined.

See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x2C—BW\_RATE (Read/Write) in the ADXL345 reference manual for additional information.

www.digilentinc.com page 17 of 28



# PmodACLSetTimeInact(CHN,TIME\_INACT)

**Parameters** 

SpiChannel CHN - Spi Channel uint8\_t TIME\_INACT- amount of time acceleration is less than THRESH\_INACT (1sec/LSB)

Return Value

none

Sets the amount of time acceleration is less than THRESH\_INACT (1sec/LSB) before a state of inactivity is detected.

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x26—TIME\_INACT (Read/Write) in the <u>ADXL345</u> reference manual for additional information. Defined in Table 1: PmodACL Register/Configuration Definitions.

#### PmodACLGetTimeInact(CHN)

**Parameters** 

SpiChannel CHN - Spi Channel

Return Value

uint8 t - mount of time acceleration is less than THRESH INACT (1sec/LSB)

Returns the amount of time acceleration is less than THRESH\_INACT (1sec/LSB) before a state of inactivity is detected.

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x26—TIME\_INACT (Read/Write) in the <u>ADXL345</u> reference manual for additional information. Defined in Table 1: PmodACL Register/Configuration Definitions.



# PmodACLGetFIFOStatus(CHN)

**Parameters** 

SpiChannel CHN - Spi Channel

Return Value

uint8\_t - PMODACL\_REG\_FIFO\_STATUS register contents

Status of FIFO trigger events and number of data values available for collection from the FIFO.

#### FIFO STATUS register\*

| D7        | D6 | D5   | D4  | D3 | D2 | D1 | D0 |
|-----------|----|------|-----|----|----|----|----|
| FIFO_TRIG | 0  | Entr | ies |    |    |    |    |

<sup>\*</sup>Values prefixed with PMODACL\_BIT\_TAP\_AXES in Table 1: PmodACL Register/Configuration Definitions.

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> 0x39—FIFO\_STATUS (Read Only) in the ADXL345 reference manual for additional information.

# PmodACLSetThreshAct(CHN,THRESH\_ACT)

**Parameters** 

SpiChannel CHN - Spi Channel uint8\_t THRESH\_ACT - Threshold for detecting activity (62.5 mg/LSB)

Return Value none

Sets the threshold for detecting activity.

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> THRESH\_ACT (Read/Write) in the <u>ADXL345</u> reference manual for additional information. Defined in Table 1: PmodACL Register/Configuration Definitions.

www.digilentinc.com page 19 of 28



# PmodACLGetThreshAct(CHN)

**Parameters** 

SpiChannel CHN - Spi Channel

Return Value

uint8 t - Threshold for detecting activity (62.5 mg/LSB)

Gets the threshold for detecting activity.

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> THRESH\_ACT (Read/Write) in the <u>ADXL345</u> reference manual for additional information. Defined in Table 1: PmodACL Register/Configuration Definitions.

# PmodACLSetActInactCtI(CHN,ACT\_INACT\_CTL)

**Parameters** 

SpiChannel CHN - spiChannel

uint8\_t - contents of PMODACL\_REG\_ACT\_INACT\_CTL register, which is a combination of ORed values prefixed with PMODACL\_BIT\_ACT\_INACT\_CTL defined in Defined in Table 1: PmodACL Register/Configuration Definitions.

Return Value none

Enables or disables activity or inactivity detection for individual axes, set ac/dc coupled operations.

#### ACT\_INACT\_CTL Register\*

| D7        | D6     | D5     | D4     | D3    | D2      | D1      | D0      |
|-----------|--------|--------|--------|-------|---------|---------|---------|
| ACT ac/dc | ACT_X  | ACT_Y  | ACT_Z  | INACT | INACT_X | INACT_Y | INACT_Z |
|           | enable | enable | enable | ac/dc | enable  | enable  | enable  |

<sup>\*</sup>Values prefixed with PMODACL\_BIT\_ACT\_INACT\_CTL in Table 1: PmodACL Register/Configuration Definitions.

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x27—ACT\_INACT\_CTL (Read/Write) in the <u>ADXL345</u> reference manual for additional information.



# PmodACLGetActInactCtI(CHN)

**Parameters** 

SpiChannel CHN - spiChannel

Return Value

uint8 t - PMODACL REG ACT INACT CTL register contents

Restores state of activity or inactivity detection for individual axes, ac/dc coupled operations.

#### ACT INACT CTL Register\*

| 7 to 1 11 to 1 0 1 1 to 9 to 1 |        |                |        |       |        |         |         |  |  |
|--------------------------------|--------|----------------|--------|-------|--------|---------|---------|--|--|
| D7                             | D6     | D5             | D4     | D3    | D2     | D1      | D0      |  |  |
| ACT ac/dc                      | _      | . <del>.</del> | ACT_Z  |       | –      | INACT_Y | INACT_Z |  |  |
|                                | enable | enable         | enable | ac/dc | enable | enable  | enable  |  |  |

<sup>\*</sup>Values prefixed with PMODACL\_BIT\_ACT\_INACT\_CTL in Table 1: PmodACL Register/Configuration Definitions.

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x27—ACT\_INACT\_CTL (Read/Write) in the <u>ADXL345</u> reference manual for additional information.

# PmodACLSetThreshInact(CHN,THRESH\_INACT)

**Parameters** 

SpiChannel CHN - Spi channel uint8\_t THRESH\_INACT - Threshold for detecting inactivity (62.5 mg/LSB)

Return Value

none

Threshold for detecting inactivity.

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x25—THRESH\_INACT (Read/Write) in the <u>ADXL345</u> reference manual for additional information. Defined in Table 1: PmodACL Register/Configuration Definitions.

#### PmodACLGetThreshInact(CHN)

**Parameters** 

SpiChannel CHN - Spi channel

Return Value

uint8\_t - Threshold for detecting inactivity (62.5 mg/LSB)

Threshold for detecting inactivity.

**NOTE:** See REGISTER MAP->REGISTER DEFINITIONS-> Register 0x25—THRESH\_INACT (Read/Write) in the <u>ADXL345</u> reference manual for additional information. Defined in Table 1: PmodACL Register/Configuration Definitions.

www.digilentinc.com page 21 of 28



# **PmodACL Additional Information**

**PmodACL Structs** 

# Struct PMODACL\_AXIS

Fields

int16\_t xAxis - xAxis register values int16\_t yAxis - yAxis register values int16\_t zAxis - zAxis register values

# **Table 1: PmodACL Register/Configuration Definitions**

| Macro Definition                      | Value | Туре          | Description                       |
|---------------------------------------|-------|---------------|-----------------------------------|
| PMODACL_REG_DEVID                     | 0x00  | Register      | Device ID                         |
| PMODACL_REG_THRESH_TAP                | 0x1D  | Register      | Tap threshold                     |
|                                       |       |               | 1                                 |
| PMODACL_REG_OFSX                      | 0x1E  | Register      | X-axis offset                     |
| PMODACL_REG_OFSY                      | 0x1F  | Register      | Y-axis offset                     |
| PMODACL_REG_OFSZ                      | 0x20  | Register      | Z-axis offset                     |
| PMODACL_NUM_OFFSET_BYTES              | 0x03  |               |                                   |
|                                       |       |               |                                   |
| PMODACL_REG_DUR                       | 0x21  | Register      | Tap duration                      |
| PMODACL_REG_LATENT                    | 0x22  | Register      | Tap latency                       |
| PMODACL_REG_WINDOW                    | 0x23  | Register      | Tap window                        |
| PMODACL_REG_THRESH_ACT                | 0x24  | Register      | Activity threshold                |
| PMODACL_REG_THRESH_INACT              | 0x25  | Register      | Inactivity threshold              |
| PMODACL_REG_TIME_INACT                | 0x26  | Register      | Inactivity time                   |
|                                       |       |               |                                   |
|                                       |       |               | Axis enable control for           |
| PMODACL_REG_ACT_INACT_CTL             | 0x27  | Register      | activity and inactivity detection |
| PMODACL_BITS_ACT_INACT_CTL_ACT_ACDC   | 08x0  | Register Bits | See ADXL345 Ref Manual            |
| PMODACL_BITS_ACT_INACT_CTL_ACT_X      | 0x40  | Register Bits | See ADXL345 Ref Manual            |
| PMODACL_BITS_ACT_INACT_CTL_ACT_Y      | 0x20  | Register Bits | See ADXL345 Ref Manual            |
| PMODACL_BITS_ACT_INACT_CTL_ACT_Z      | 0x10  | Register Bits | See ADXL345 Ref Manual            |
| PMODACL_BITS_ACT_INACT_CTL_INACT_ACDC | 80x0  | Register Bits | See ADXL345 Ref Manual            |
| PMODACL_BITS_ACT_INACT_CTL_INACT_X    | 0x04  | Register Bits | See ADXL345 Ref Manual            |
| PMODACL_BITS_ACT_INACT_CTL_INACT_Y    | 0x02  | Register Bits | See ADXL345 Ref Manual            |
| PMODACL_BITS_ACT_INACT_CTL_INACT_Z    | 0x01  | Register Bits | See ADXL345 Ref Manual            |

www.digilentinc.com page 22 of 28



| Macro Definition PMODACL_REG_THRESH_FF PMODACL_REG_TIME_FF | <b>Value</b> 0x28 0x29 | <b>Type</b><br>Register<br>Register | <b>Description</b> Free-fall threshold Free-fall time |
|--|------------------------|-------------------------------------|---|
| DMODAGE DEG TAD AVEG                                       | 0.01                   | · ·                                 | Axis control for single tap/double                    |
| PMODACL_REG_TAP_AXES                                       | 0x2A                   | Register                            | tap   |
| PMODACL_BIT_TAP_AXES_SUPRESS                               | 0x08                   | Register Bits                       | See ADXL345 Ref Manual                                |
| PMODACL_BIT_TAP_AXES_TAP_X PMODACL_BIT_TAP_AXES_TAP_Y      | 0x04<br>0x02           | Register Bits<br>Register Bits      | See ADXL345 Ref Manual<br>See ADXL345 Ref Manual      |
|  |                        | -                                   |   |
| PMODACL_BIT_TAP_AXES_TAP_Z                                 | 0x01                   | Register Bits                       | See ADXL345 Ref Manual                                |
| PMODACL_REG_ACT_TAP_STATUS                                 | 0x2B                   | Register                            | Source of single tap/double tap                       |
| PMODACL_BIT_ACT_TAP_STATUS_ACT_X                           | 0x40                   | Register Bits                       | See ADXL345 Ref Manual                                |
| PMODACL_BIT_ACT_TAP_STATUS_ACT_Y                           | 0x20                   | Register Bits                       | See ADXL345 Ref Manual                                |
| PMODACL_BIT_ACT_TAP_STATUS_ACT_Z                           | 0x10                   | Register Bits                       | See ADXL345 Ref Manual                                |
| PMODACL_BIT_ACT_TAP_STATUS_ASLEEP                          | 80x0                   | Register Bits                       | See ADXL345 Ref Manual                                |
| PMODACL_BIT_ACT_TAP_STATUS_TAP_X                           | 0x04                   | Register Bits                       | See ADXL345 Ref Manual                                |
| PMODACL_BIT_ACT_TAP_STATUS_TAP_Y                           | 0x02                   | Register Bits                       | See ADXL345 Ref Manual                                |
| PMODACL_BIT_ACT_TAP_STATUS_TAP_Z                           | 0x01                   | Register Bits                       | See ADXL345 Ref Manual                                |
|  |                        |                                     |   |
| DIAGRACI, DEG DIVI DATE                                    | 0.00                   | 5                                   | Data rate and power mode                              |
| PMODACL_REG_BW_RATE  | 0x2C                   | Register                            | control   |
| PMODACL_BIT_BW_RATE_LOW_POWER                              | 0x10                   | Register Bits                       | See ADXL345 Ref Manual                                |
| PMODACL_BIT_BW_RATE_3200HZ                                 | 0x0F                   | Register Bits                       | See ADXL345 Ref Manual                                |
| PMODACL_BIT_BW_RATE_1600HZ                                 | 0x0E                   | Register Bits                       | See ADXL345 Ref Manual                                |
| PMODACL_BIT_BW_RATE_800HZ                                  | 0x0D                   | Register Bits                       | See ADXL345 Ref Manual See ADXL345 Ref Manual         |
| PMODACL_BIT_BW_RATE_400HZ                                  | 0x0C                   | Register Bits                       | (Low Power)   |
|  |                        |                                     | See ADXL345 Ref Manual                                |
| PMODACL_BIT_BW_RATE_200HZ                                  | 0X0B                   | Register Bits                       | (Low Power)   |
| DMODAGE BIT DW DATE 400HZ                                  | 0.04                   | D 14 D'                             | See ADXL345 Ref Manual                                |
| PMODACL_BIT_BW_RATE_100HZ                                  | 0x0A                   | Register Bits                       | (Low Power)<br>See ADXL345 Ref Manual                 |
| PMODACL_BIT_BW_RATE_50HZ                                   | 0x09                   | Register Bits                       | (Low Power)   |
| 1 MOD/102_511_511_10112_00112                              | OXOO                   | rtogiotor Dito                      | See ADXL345 Ref Manual                                |
| PMODACL_BIT_BW_RATE_25HZ                                   | 80x0                   | Register Bits                       | (Low Power)   |
|  |                        |                                     | See ADXL345 Ref Manual                                |
| PMODACL_BIT_BW_RATE_12_5HZ                                 | 0x07                   | Register Bits                       | (Low Power)   |
| PMODACL_BIT_BW_RATE_6_25HZ                                 | 0x06                   | Register Bits                       | See ADXL345 Ref Manual                                |
| PMODACL_BIT_BW_RATE_3_13HZ                                 | 0x05                   | Register Bits                       | See ADXL345 Ref Manual                                |
| PMODACL_BIT_BW_RATE_1_56HZ                                 | 0x04                   | Register Bits                       | See ADXL345 Ref Manual                                |
| PMODACL_BIT_BW_RATE_0_78HZ                                 | 0x04                   | Register Bits                       | See ADXL345 Ref Manual                                |
| PMODACL_BIT_BW_RATE_0_39HZ                                 | 0x02                   | Register Bits                       | See ADXL345 Ref Manual                                |
| PMODACL_BIT_BW_RATE_0_20HZ                                 | 0x01                   | Register Bits                       | See ADXL345 Ref Manual                                |
| PMODACL_BIT_BW_RATE_0_10HZ                                 | 0x00                   | Register Bits                       | See ADXL345 Ref Manual                                |

www.digilentinc.com page 23 of 28



| Macro Definition                  | Value | Туре          | Description                   |
|-----------------------------------|-------|---------------|-------------------------------|
| PMODACL_REG_POWER_CTL             | 0x2D  | Register      | Power-saving features control |
| PMODACL_BIT_POWER_CTL_LINK        | 0x20  | Register Bits | See ADXL345 Ref Manual        |
| PMODACL_BIT_POWER_CTL_AUTO_SLEEP  | 0x10  | Register Bits | See ADXL345 Ref Manual        |
| PMODACL_BIT_POWER_CTL_MEASURE     | 80x0  | Register Bits | See ADXL345 Ref Manual        |
| PMODACL_BIT_POWER_CTL_SLEEP       | 0x04  | Register Bits | See ADXL345 Ref Manual        |
| PMODACL_BIT_POWER_CTL_WAKEUP_8HZ  | 0x00  | Register Bits | See ADXL345 Ref Manual        |
| PMODACL_BIT_POWER_CTL_WAKEUP_4HZ  | 0x01  | Register Bits | See ADXL345 Ref Manual        |
| PMODACL_BIT_POWER_CTL_WAKEUP_2HZ  | 0x02  | Register Bits | See ADXL345 Ref Manual        |
| PMODACL_BIT_POWER_CTL_WAKEUP_1HZ  | 0x03  | Register Bits | See ADXL345 Ref Manual        |
|                                   |       |               |                               |
| PMODACL_REG_INT_ENABLE            | 0x2E  | Register      | Interrupt enable control      |
| PMODACL_BIT_INT_ENABLE_DATA_READY | 08x0  | Register Bits | See ADXL345 Ref Manual        |
| PMODACL_BIT_INT_ENABLE_SINGLE_TAP | 0x40  | Register Bits | See ADXL345 Ref Manual        |
| PMODACL_BIT_INT_ENABLE_DOUBLE_TAP | 0x20  | Register Bits | See ADXL345 Ref Manual        |
| PMODACL_BIT_INT_ENABLE_ACTIVITY   | 0x10  | Register Bits | See ADXL345 Ref Manual        |
| PMODACL_BIT_INT_ENABLE_INACTIVITY | 80x0  | Register Bits | See ADXL345 Ref Manual        |
| PMODACL_BIT_INT_ENABLE_FREE_FALL  | 0x04  | Register Bits | See ADXL345 Ref Manual        |
| PMODACL_BIT_INT_ENABLE_WATERMARK  | 0x02  | Register Bits | See ADXL345 Ref Manual        |
| PMODACL_BIT_INT_ENABLE_OVERRUN    | 0x01  | Register Bits | See ADXL345 Ref Manual        |
|                                   |       |               |                               |
| PMODACL_REG_INT_MAP               | 0x2F  | Register      | Interrupt mapping control     |
| PMODACL_BIT_INT_MAP_DATA_READY    | 0x80  | Register Bits | See ADXL345 Ref Manual        |
| PMODACL_BIT_INT_MAP_SINGLE_TAP    | 0x40  | Register Bits | See ADXL345 Ref Manual        |
| PMODACL_BIT_INT_MAP_DOUBLE_TAP    | 0x20  | Register Bits | See ADXL345 Ref Manual        |
| PMODACL_BIT_INT_MAP_ACTIVITY      | 0x10  | Register Bits | See ADXL345 Ref Manual        |
| PMODACL_BIT_INT_MAP_INACTIVITY    | 80x0  | Register Bits | See ADXL345 Ref Manual        |
| PMODACL_BIT_INT_MAP_FREE_FALL     | 0x04  | Register Bits | See ADXL345 Ref Manual        |
| PMODACL_BIT_INT_MAP_WATERMARK     | 0x02  | Register Bits | See ADXL345 Ref Manual        |
| PMODACL_BIT_INT_MAP_OVERRUN       | 0x01  | Register Bits | See ADXL345 Ref Manual        |
|                                   |       |               |                               |
| PMODACL_REG_INT_SOURCE            | 0x30  | Register      | Source of interrupts          |
| PMODACL_BIT_INT_SOURCE_DATA_READY | 0x80  | Register Bits | See ADXL345 Ref Manual        |
| PMODACL_BIT_INT_SOURCE_DOUBLE_TAP | 0x60  | Register Bits | See ADXL345 Ref Manual        |
| PMODACL_BIT_INT_SOURCE_SINGLE_TAP | 0x40  | Register Bits | See ADXL345 Ref Manual        |
| PMODACL_BIT_INT_SOURCE_ACTIVITY   | 0x10  | Register Bits | See ADXL345 Ref Manual        |
| PMODACL_BIT_INT_SOURCE_INACTIVITY | 80x0  | Register Bits | See ADXL345 Ref Manual        |
| PMODACL_BIT_INT_SOURCE_FREE_FALL  | 0x04  | Register Bits | See ADXL345 Ref Manual        |
| PMODACL_BIT_INT_SOURCE_WATERMARK  | 0x02  | Register Bits | See ADXL345 Ref Manual        |
| PMODACL_BIT_INT_SOURCE_OVERRUN    | 0x01  | Register Bits | See ADXL345 Ref Manual        |

www.digilentinc.com page 24 of 28



| Macro Definition                     | Value | Туре                      | Description                    |
|--------------------------------------|-------|---------------------------|--------------------------------|
| PMODACL_REG_DATA_FORMAT              | 0x31  | Register                  | Data format control            |
| PMODACL_BIT_DATA_FORMAT_SELF_TEST    | 0x80  | Register Bits             | See ADXL345 Ref Manual         |
| PMODACL_BIT_DATA_FORMAT_SPI          | 0x40  | Register Bits             | See ADXL345 Ref Manual         |
| PMODACL_BIT_DATA_FORMAT_INT_INVERT   | 0x20  | Register Bits             | See ADXL345 Ref Manual         |
| PMODACL_BIT_DATA_FORMAT_FULL_RES     | 80x0  | Register Bits             | See ADXL345 Ref Manual         |
| PMODACL_BIT_DATA_FORMAT_JUSTIFY      | 0x04  | Register Bits             | See ADXL345 Ref Manual         |
| PMODACL_BIT_DATA_FORMAT_RANGE_16G    | 0x03  | Register Bits             | See ADXL345 Ref Manual         |
| PMODACL_BIT_DATA_FORMAT_RANGE_8G     | 0x02  | Register Bits             | See ADXL345 Ref Manual         |
| PMODACL_BIT_DATA_FORMAT_RANGE_4G     | 0x01  | Register Bits             | See ADXL345 Ref Manual         |
| PMODACL_BIT_DATA_FORMAT_RANGE_2G     | 0x00  | Register Bits<br>Register | See ADXL345 Ref Manual         |
| PMODACL_MASK_DATA_FORMAT_RANGE       | 0x07  | Mask                      | See ADXL345 Ref Manual         |
|                                      |       |                           |                                |
| PMODACL_REG_DATAX0                   | 0x32  | Register                  | X-Axis Data 0                  |
| PMODACL_REG_DATAX1                   | 0x33  | Register                  | X-Axis Data 1                  |
| PMODACL_REG_DATAY0                   | 0x34  | Register                  | Y-Axis Data 0                  |
| PMODACL_REG_DATAY1                   | 0x35  | Register                  | Y-Axis Data 1                  |
| PMODACL_REG_DATAZ0                   | 0x36  | Register                  | Z-Axis Data 0                  |
| PMODACL_REG_DATAZ1                   | 0x37  | Register                  | Z-Axis Data 1                  |
| PMODACL_NUM_AXIS_REGISTERS           | 0x06  |                           | Axis register count            |
|                                      |       |                           |                                |
| PMODACL_REG_FIFO_CTL                 | 0x38  | Register                  | FIFO Control                   |
| PMODACL_BIT_FIFO_CTL_BYPASS          | 0x00  | Register Bits             | See ADXL345 Ref Manual         |
| PMODACL_BIT_FIFO_CTL_FIFO            | 0x40  | Register Bits             | See ADXL345 Ref Manual         |
| PMODACL_BIT_FIFO_CTL_STREAM          | 0x80  | Register Bits             | See ADXL345 Ref Manual         |
| PMODACL_BIT_FIFO_CTL_TRIGGER         | 0xC0  | Register Bits             | See ADXL345 Ref Manual         |
| PMODACL_BIT_FIFO_CTL_TRIGGER_INT2    | 0x10  | Register Bits             | See ADXL345 Ref Manual         |
|                                      |       |                           |                                |
| PMODACL_REG_FIFO_STATUS              | 0x39  | Register                  | FIFO Control                   |
| PMODACL_BIT_FIFO_STATUS_FIFO_TRIG    | 0x80  | Register Bits             | See ADXL345 Ref Manual         |
| PMODACL_BIT_MASK_FIFO_STATUS_ENTRIES | 0x3F  | Register Bits             | See ADXL345 Ref Manual         |
|                                      |       |                           |                                |
| PMODACL_READ_BIT                     | 0x80  | Misc                      | READ/WRITE Command             |
| PMODACL_MB_BIT                       | 0x40  | Misc                      | MULTBYTE Command               |
| PMODACL_DEVICE_ID                    | 0xE5  | Misc                      | ADXL345 Device ID              |
|                                      |       |                           |                                |
| PMODACL_CALIBRATE_X_AXIS             | 0x00  | Misc                      | Calibration Orientation X Axis |
| PMODACL_CALIBRATE_Y_AXIS             | 0x01  | Misc                      | Calibration Orientation Y Axis |
| PMODACL_CALIBRATE_Z_AXIS             | 0x02  | Misc                      | Calibration Orientation Z Axis |

www.digilentinc.com page 25 of 28



# **PmodACL Example Use**

The following example demonstrates data acquisition utilizing the PmodACL with interrupt INT1 and Cerebot MX4/MX7 INT3. Calibration is performed on the Z-axis, X and Y axis positions are reported using LD1 through LD4. {X+ = LD1 ON, X- = LD2 ON, Y+ = LD3 ON, Y- = LD4 ON} LD1 and LD2 are mutually exclusive, as are LD3 and LD4. A rolling average is used on the X and Y axis values to provide consistent LED illumination.

```
PIC32 Configuration Settings
#pragma config FPLLMUL = MUL_20, FPLLIDIV = DIV_2, FPLLODIV = DIV_1
#pragma config FWDTEN = OFF
#pragma config POSCMOD = HS, FNOSC = PRIPLL
#pragma config FPBDIV = DIV_2
#include <stdint.h>
#include <plib.h>
#include <pmodlib.h>
#define SYSTEM_CLOCK (80000000L)
                                                     //system clock speed (8 MHz Crystal/ FPLLIDIV * FPLLMUL / FPLLODIV)
#define PB_DIV 2
                                                     //Peripheral bus divisor
#define PB_CLOCK (SYSTEM_CLOCK/PB_DIV)
                                                     //Peripheral bus clock
#define SPI_BITRATE 625000
                                                     //Bit rate for SPI port
#define ROLLING_AVG_NUM_POINTS 20
                                                     //Number of data points to collect during rolling average
//Used for data point rolling average
typedef struct
 int16_t avgX;
 int16_t avgY;
}ROLL_AVG;
//flag indicating the PmodACL has Data
uint8_t acIDataReady = 0;
void configInt()
        INTDisableInterrupts();
        //make sure interrupt flags are cleared
        INTClearFlag(INT_INT3);
        //configure for multi vector interrupts
        INTConfigureSystem(INT_SYSTEM_CONFIG_MULT_VECTOR);
        //configure External INT3 to trigger on rising edge transition with priority 7
        //fires when PmodACL has data
         ConfigINT3(EXT_INT_PRI_7 | FALLING_EDGE_INT | EXT_INT_ENABLE);
         //get interrupt source, clears interrupt
        PmodACLGetIntSource(SPI_CHANNEL2);
         //map all interrupts to PmodACL INT1
         PmodACLSetIntMap(SPI_CHANNEL2,0);
         //Enable PmodACL interrupts for DataReady, Activity
        PmodACLSetIntEnable(SPI_CHANNEL2,PMODACL_BIT_INT_MAP_DATA_READY);
        INTEnableInterrupts();
}
```

www.digilentinc.com page 26 of 28



```
//Rolling average of data points smoothes out LED transitions,
//without data point filtering the LED positions will jump around.
ROLL_AVG getDataPointRollingAverage(int16_t dataX, int16_t dataY)
        uint8_t pointIndex = 0;
        //index of current data point in rollAverageDataPoints
        static uint8_t currentDataPoint = 0;
        static int16_t rollAverageDataPoints[2][ROLLING_AVG_NUM_POINTS] = {{0},{0}};
        ROLL_AVG rollingAvg;
        rollingAvg.avgX = 0;
        rollingAvg.avgY = 0;
        rollAverageDataPoints[0][currentDataPoint] = dataX;
        rollAverageDataPoints[1][currentDataPoint] = dataY;
        currentDataPoint++;
        currentDataPoint %= ROLLING_AVG_NUM_POINTS;
        for(pointIndex = 0;pointIndex < ROLLING_AVG_NUM_POINTS;pointIndex++)
                 rollingAvg.avgX += rollAverageDataPoints[0][pointIndex];
                 rollingAvg.avgY += rollAverageDataPoints[1][pointIndex];
        }
        rollingAvg.avgX /= ROLLING_AVG_NUM_POINTS;
        rollingAvg.avgY /= ROLLING_AVG_NUM_POINTS;
        return rollingAvg;
}
int main(void)
        //Rolling average returned by getDataPointRollingAverage
        ROLL_AVG rollAvg;
        //PmodACL axis measurements
        PMODACL_AXIS pmodACLAxis;
        //Set digital IO for LD1 - LD4 on Cerebot32MX4
        PORTSetPinsDigitalOut(IOPORT_B,BIT_10|BIT_11|BIT_12|BIT_13);
        //Set digital IO for INT1 on PmodACL, External INT3 on Cerebot MX4/MX7
        PORTSetPinsDigitalIn(IOPORT_A,BIT_14);
        //Init PmodACL
        PmodACLInitSpi(SPI_CHANNEL2,PB_CLOCK,SPI_BITRATE);
        //Sensitivity is set at 4G, Invert interrupt signal to idle high, active low
        PmodACLSetDataFormat(SPI_CHANNEL2,PMODACL_BIT_DATA_FORMAT_RANGE_4G |
                                PMODACL_BIT_DATA_FORMAT_INT_INVERT);
        //Place the PmodACL in measure mode
        PmodACLSetPowerCtl(SPI_CHANNEL2,PMODACL_BIT_POWER_CTL_MEASURE);
        //Bypass the FIFO
        PmodACLSetFIFOCtl(SPI_CHANNEL2,PMODACL_BIT_FIFO_CTL_BYPASS);
        //Set the data output rate to 100Hz
        PmodACLSetBwRate(SPI_CHANNEL2,PMODACL_BIT_BW_RATE_100HZ);
        //Perform a calibration based on the Z axis using 100 samples.
        PmodACLCalibrate(SPI_CHANNEL2,100,PMODACL_CALIBRATE_Z_AXIS);
        configInt();
        while(1)
                 //Only poll when data is actually available, INT1 on ACL fires trigging the Cerebot INT3
                 //which sets this flag.
                 if(acIDataReady)
                          //Clear data ready flag from external in
```

www.digilentinc.com page 27 of 28



```
acIDataReady = 0;
                          //Get axis measurements, reading axis measurements also clears PmodACL interrupt
                          PmodACLGetAxisData(SPI_CHANNEL2,&pmodACLAxis);
                          //turn LEDs on or off based on rolling average of data points
                          rollAvg = getDataPointRollingAverage(pmodACLAxis.xAxis, pmodACLAxis.yAxis);
                          //PmodACL measures X+ turn on LD1
                          if(rollAvg.avgX > 0)
                                  PORTClearBits(IOPORT_B,BIT_11);
                                  PORTSetBits(IOPORT_B,BIT_10);
                          //PmodACL measures X- turn on LD2
                          else
                          {
                                  PORTSetBits(IOPORT_B,BIT_11);
                                  PORTClearBits(IOPORT_B,BIT_10);
                          }
                          //PmodACL measures Y+ turn on LD3
                          if(rollAvg.avgY > 0)
                                  PORTClearBits(IOPORT_B,BIT_13);
                                  PORTSetBits(IOPORT_B,BIT_12);
                          //PmodACL measures Y- turn on LD4
                          else
                          {
                                  PORTSetBits(IOPORT_B,BIT_13);
                                  PORTClearBits(IOPORT_B,BIT_12);
                         }
                 }
        }
}
void __ISR(_EXTERNAL_3_VECTOR, ipI7) Ext3Handler_PmodACLInt1(void)
        //we have data, signal main loop to collect
        acIDataReady = 1;
        INTClearFlag(INT_INT3);
}
```

www.digilentinc.com page 28 of 28