# RISC V PROCESSOR



Duțu Alin Călin





# **CONTENTS**

1	Intr	oductio	on Control of the Con	2
	1.1	Contex	ct	2
	1.2	Object	ives	2
2	Pro	posed S	Solution	3
3	lmp	lement	ation Details	4
	3.1	Propos	sed implementation	4
		3.1.1	Instruction Fetch stage	4
		3.1.2	Instruction Decode stage	5
		3.1.3	Execution stage	7
		3.1.4	Memory Access stage	9
		3.1.5	Write-Back stage	10
		3.1.6	Forwarding Unit	11
		3.1.7	Hazard Detection Unit	11
		3.1.8	Control pipeline	12
	3.2	Testing	g	12
4	Con	clusion	s	14
Bi	bliog	raphy		15

#### 1 INTRODUCTION

#### 1.1 Context

This document outlines the design and implementation of a pipeline for a RISC-V processor. The project focuses on building an efficient instruction pipeline to optimize the execution of RISC-V assembly instructions. The pipeline is designed to improve the overall processing speed by enabling multiple instructions to be processed simultaneously at different stages.

The RISC-V architecture is gaining widespread adoption due to its open-source nature, modularity, and flexibility. One of the key features of modern processor design is the use of the pipeline to improve performance by overlapping the execution of multiple instructions.

# 1.2 Objectives

This project aims to implement a pipeline for a RISC-V processor, discovering the benefits and capabilities of setting up the assembly line for CPU operations. The following objectives are taken into consideration:

- Discover the stages on the assembly line
- Understand the roles of each assembly stage for a RISC-V processor
- Design and implement a multi-stage instruction pipeline for a RISC-V processor

#### 2 PROPOSED SOLUTION

The project aims to implement a pipeline for a RISC V processor that can execute a significant number of instructions. This pipeline is designed to improve the overall processing speed by enabling multiple instructions to be processed simultaneously at different stages. Furthermore, the following architecture has been considered:




Figure 1: Architecture

There are 5 stages identified in the pipeline's architecture:

- Instruction Fetch stage (IF) serves the crucial role of fetching the next instruction to be executed from the memory
- Instruction Decode stage (ID) it is responsible for interpreting the fetched instruction and preparing the necessary data for execution
- Execution stage (EX) performs the actual computation or address calculation for the executing instruction
- Memory Access stage (MEM) handles operations related to reading from or writing to memory
- Write-Back stage (WB) writes the results of executed instructions back to the register file

The best-case scenario for the pipeline's functionality is considered when every pipeline stage has an instruction to execute without any conflicts that can generate hazards. However, up to this moment, no processor can successfully avoid all the hazards as multiple scenarios lead to such conflicts. Therefore, it is mandatory to implement a module that handles hazards.

#### 3 IMPLEMENTATION DETAILS

#### 3.1 Proposed implementation

#### 3.1.1 Instruction Fetch stage

The Instruction Fetch stage is the first stage of the pipeline in a RISC-V processor, and its main purpose is to bring instructions into the processor so that subsequent stages can process and execute them. This is the representation[1] of the IF stage:




Figure 2: Instruction Fetch Architecture

The first instruction component is a  $2:1~\mathrm{MUX}$  that decides based on the PCSrc selection entry what instruction should be executed next. In position 0 of the MUX, the address of the current instruction to execute is found, whilst in position 1, an older instruction address might be found. The MUX will choose the older instruction when a hazard that requires changes in the execution order is detected. Otherwise, the address of the current instruction is going to be processed.

Following the MUX component, there is a PC unit which is simply a D-register that receives the provided instruction, a clock, and a reset input and returns either 32 bytes of 0s when reset is triggered or when the clock is negative, or the instruction's address when the clock is positive.

The result of the PC unit is going to be processed by the Adder which provides the address for the next instruction, by the Instruction Memory Unit which reads the program and returns the instruction from the provided address.

In the end, the block that splits the IF stage from the ID stage transfers the instruction to be processed, the address of the instruction, and the IF Flush flag.

#### 3.1.2 Instruction Decode stage

The Instruction Decode stage is the second stage of the pipeline, following the Instruction Fetch stage in the RISC-V pipeline, and is responsible for interpreting the fetched instruction and preparing the necessary data for execution. The following diagram is the representation[1] of the ID stage:




Figure 3: Instruction Decode Architecture

There are 2 main components in this stage. The first module is the Registers module and

it contains 32 32-bit type registers used for reading and writing based on the input. The module itself represents a multi-port memory with two input ports for reading the instruction's operands and an output port for writing the instruction's result. The reading and writing are executed only when the clock is at a positive edge.

When the RegWrite signal is set to true, it activates writing the  $WRITE\_DATA$  at the module's register identified by the  $WRITE\_REG$  address. The register reading is done asynchronously as soon as the reading addresses from the module's outputs are changed.

The other module is the IMM GEN module, which generates immediate values based on the instruction type. However, only some instructions are going to be processed to simplify the project's difficulty since this is a discovering project. Here is the classification of the compatible instructions based on their type:

• I type: lw, addi, andi, ori, xori, slti, sltiu, srli, srai, slli

• S type: sw

• B type: beq, bne, blt, bgem, bltu, bgeu

Next, the figure below[2] shows how are the immediate values generated based on the instruction type:

31	30	20	19	12	11	10	5	4	1	0	
		— inst[3	1] —			inst[30:2	25]	inst[	24:21]	inst[20]	I-immediate
		— inst[3	1] —			inst[30:2	25]	inst	[11:8]	inst[7]	S-immediate
		inst[31] —	-		inst[7]	inst[30:2	25]	inst	[11:8]	0	B-immediate
inst[31]	inst	[30:20]	inst[19:12]			-	(	) —			U-immediate
	- inst[31	] —	inst[19:12]	j	inst[20]	inst[30:2	25]	inst	24:21	0	J-immediate
		-				_			_		

Figure 4: Immediate values for each instruction type

Combining the figure and the classification defines the module's logic, which generates the immediate value based on the provided instruction.

In the end, the block that splits the ID stage from the EX stage transfers the address of the instruction, the reading addresses, the generated immediate value, and parts of the actual instruction that represent the funct3, funct7, RS1, RS2, and RD.

#### 3.1.3 Execution stage

The Execute stage is the third stage in the pipeline, following the Instruction Decode stages in the RISC-V pipeline, and it is responsible for performing the actual computation or address calculation for the instruction. The next figure is the architecture[3] of the EX stage:




Figure 5: Execution stage Architecture

There are multiple modules that have different roles in the Execution stage. The Data MUXes sets the operands that take part in the instruction execution process. They can vary from either data from registers, the ALU Data from the WB stage, the ALU output from the MEM stage, or the Immediate value. The operands are chosen based on the ForwardA, ForwardB, and ALUsrc signals.

In addition, the ALU requires to know the operation to be executed, which is provided by the ALU control. The ALU control provides the operation based on the information provided by the funct3, funct7, and ALUop inputs that will determine the instruction and associate the instruction to an ALUinput code. In the tables down below there are the logic tables[2] for generating the ALUinput code along with the table with the associations between the instruction and the ALUinput code:

ALU control lines	Function
0000	AND
0001	OR
0010	add
0110	subtract

Instruction opcode	ALUOp	Operation	Funct7 field	Funct3 field	Desired ALU action	ALU control input
ld	00	load doubleword	XXXXXXX	XXX	add	0010
sd	00	store doubleword	XXXXXXX	XXX	add	0010
beq	01	branch if equal	XXXXXXX	XXX	subtract	0110
R-type	10	add	0000000	000	add	0010
R-type	10	sub	0100000	000	subtract	0110
R-type	10	and	0000000	111	AND	0000
R-type	10	or	0000000	110	OR	0001

Figure 6: Logic table for ALUinput code generation

Instruction	ALUinput code
ld, sd	0010
add	0010
sub	0110
and	0000
or	0001
xor	0011
srl, srli	0101
sll, slli	0100
sra, srai	1001
sltu	0111
slt	1000
beq, bne	0110
blt, bge	1000
bltu, bgeu	0111

Figure 7: Instruction - ALU code association

With the operands chosen and the ALU operation code set as a signal, the ALU module does the specified operation and puts the result in the  $ALU\_DATA$  output along with a zero signal that notifies the processor if the output is zero or not.

Furthermore, the Execution stage has an adder used to do the sum of the address computed in the IF stage with the immediate value computed in the ID stage to calculate the address of the next address to be executed found in the  $PC\_Branch$  signal.

In the end, the block that splits the EX stage from the MEM stage transfers the  $PC\_Branch$  signal, the  $ALU\_DATA$  output, the zero signal, and the instruction's RD.

#### 3.1.4 Memory Access stage

The Memory Access stage is the fourth stage in the pipeline, following the Execute (EX) stage in the RISC-V pipeline, and handles operations related to reading from or writing to memory. More details can be seen in the following diagram[3]:




Figure 8: Memory stage Architecture

The main module in this stage is the Data Memory module which will either write data at the address or read at the specified address based on the MemWrite and MemRead signals. When a memory write is executed, the data is saved in the Data memory module every time the address is changed, however, when a memory read is executed, it is done when the clock is at the positive edge.

Additionally, there is a module that makes logic AND between the Branch and zero signals, the result being set in the output PCSrc signal.

In the end, the outputs of the MEM stage are  $PC\_Branch$  and  $ALU\_OUT\_MEM$  and the block that splits the MEM stage from the WB stage transfers the Read data output, the result from the EX stage's ALU, and the instruction's RD.

# 3.1.5 Write-Back stage

The Write-Back stage in the RISC-V pipeline is the final stage of the pipeline, and its primary purpose is to write the results of executed instructions back to the register file. This stage ensures that the result of a computation or memory load is correctly stored in the destination register for the future. This specific detail can be noticed in the next architectural schematic[3]:




Figure 9: Write Back Architecture

This stage has a MUX module that receives read data and an instruction address as input and based on the MemtoReg signal returns one of the inputs as the  $ALU_DATA_WB$  output. Moreover, this stage has the  $ALU_DATA_WB$  and the  $RD_WB$  as outputs.

#### 3.1.6 Forwarding Unit




Figure 10: Forwarding Unit Architecture

The Forwarding Unit is a specialized module[3] for resolving Read after Write hazards and it's the first unit that takes this task. This unit bypasses the values calculated in ALU which were not written in the registry module and are still in the pipeline.

It does this by using the RS1 and RS2 outputs from the ID stage and the RD register from the MEM and WB stages respectively and generates the ForwardA and ForwardB signals for the EX stage MUXes. This module detects RAW hazards from the EX and MEM stages.

#### 3.1.7 Hazard Detection Unit




Figure 11: Hazard Detection Unit architecture

The Hazard Detection Unit is another specialized module[3] with the main role of stalling the pipeline when a Read after Write hazard is detected until it is resolved. The inputs used are the MemRead signal and the RD output from the EX stage along with the RS1 and RS2 outputs from the ID stage.

The module checks if the MemRead signal is not set to 0 to see if there is a read, and then it checks if the RD coincides with either RS1 or RS2 meaning that the reading address is the

same as the register that stores the result from a loading instruction, which is the definition of the Read after Write hazard.

If a hazard has been detected, the PCWrite and IF/IDWrite are set to 0 and the  $control\_sel$  is set to 1, which means in practice, adding stalls in the pipeline. This is the last resort if the Forwarding Unit cannot resolve the RAW hazard. If not, the PCWrite and IF/IDWrite are set to 1 and the  $control\_sel$  is set to 0.

# 3.1.8 Control pipeline




Figure 12: Control Path pipeline architecture

The Control pipeline[3] executes in the ID stage and contains 2 elements: The Control Path Module and the Control MUX.

The Control Path module takes the OpCode from the instruction from the ID stage and based on the instruction type it generates the ALUSrc, MemtoReg, RegWrite, MemRead, MemWrite, Branch, and ALUop signals.

Meanwhile, based on the  $control\_sel$  signal provided by the Hazard Detection Unit, the Control MUX either sets the signals to 0 to set the stalls in the pipeline or lets the signals pass as they are. The results provided by the MUX will be distributed to the following pipeline stages.

# 3.2 Testing

For testing the proposed solution, a test is provided[3] with the following instructions for the new processor to execute:

```
00008133 //add x2,x1,x0
00108093 //addi x1,x1,1
0020F1B3 //and x3,x1,x2
0010E213 //ori x4,x1,1
```

```
0042A223 //sw x4,4(x5)
00802603 //lw x12,8(x0)
04090E63 //beq x18,x0,5c
```

The provided output from the simulation after a thorough analysis shows that the developed solution behaves as expected and no bugs have been found. The results of the simulator match the expected ones hence the implemented pipeline achieves its objective.



Figure 13: The complete simulation of the RISC V processor

Name	Value	0.889 ps -		000 ma		##2 ps		.000 24		0.600 ps		489,000		620.600 D		146,000 1		459
# pipelne stall	×	0.000 74		000 HA	40.	199 74		.000 24		2.00 m		100.000	**********	200.000 1		144.000	4	342
▼ Registers(0:31)[31:0]	000000000000000000000000000000000000000	essoces, 00	000001,00000	0002,00008	002,8800068	4,0	E8900	. (00000.	. 00008	890	0000,00000		00000,0000	9902, 899001	185,000890	00,8300068	3,000000.	
> Ministral	00000000									100000								
	00000001			04890	003								8890000					
	00000002			4490042									00481					
> <b>*</b> [3][31.0]	00000003				00489003									10004				
> <b>V</b> [4][31.0]	00000004				00000	904								00000000				
> W[S][31:0]	00000005									000065								
	00000006									990004								
	00000007								**	190004								
> <b>V</b> (E)[31.0]	00000008								**	100041								
> M(E)(2)1.0(	00000009									*****								
	0000000u									.0000								
	00000006									9000EB								
	0000000c					99004	1495								00044903			
	D000000d								**	900044								
> MD4D12	0000000w																	
	00000000									990000								
> 10 (16)(31.0)	00000010									900038								
	00000011								**	H00011								
> <b>**</b> [18][81.0]	00000012								**									
> <b>₩</b> [19][01.0]	00000013																	
	00000014									900014								
	00000015								68	900035								
	(KANON)																	

Figure 14: RISC V processor registers



Figure 15: RISC V processor Memory Data

Furthermore, multiple manual tests have been conducted to further challenge the conclusion of the first set of tests, thus confirming the correctness of the provided solution.

#### 4 CONCLUSIONS

In conclusion, this program aims to provide an overview of creating a processor and its development process to understand the capabilities of RISC V architecture.

The pipeline solution offers a drastic reduction of the execution time comparing to a sequential solution, but it comes along with compromises, such as Data hazards with the most commonly met Read after Write hazard, that can be resolved using different methods such as forwarding done by the Forwarding Unit and stalling the pipeline which is done by the Hazard detection Unit.

# **BIBLIOGRAPHY**

- [1] CN 2 team @ Polytechnic University of Bucharest. Risc v i. https://archive.curs.upb.ro/2021/mod/resource/view.php?id=80393. Latest access: 15.09.2024.
- [2] Andrew Waterman and Krste Asanovic. *The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document Version 2.2.* RISC-V Foundation, May 2017. Latest access: 15.09.2024.
- [3] CN 2 team @ Polytechnic University of Bucharest. Lucrarea 3. https://archive.curs.upb.ro/2021/pluginfile.php/432517/mod\_folder/content/0/Lucrarea%203.pdf?forcedownload=1. Latest access: 15.09.2024.