

# EVB Schematics For RK3568

## RK\_EVB1\_RK3568\_DDR4P216SD6\_V1.0

### Main Functions Introduction

- 1) PMIC: RK809-5+DiscretePower
- 2) RAM: DDR4 2x16Bit
- 3) ROM: eMMC5.1+SPI Falsh,Option Nand Flash
- 4) Support: Micro SD Card3.0
- 5) Support: 1 x USB3.0 OTG + 1 x USB3.0 HOST + 2 x USB2.0 HOST
- 6) Support: 1 x SATA3.0 Connector (7pin) + 4 pin Power Connector
- 7) Support: 1 x 2Lanes PCIe3.0 Connector (RC Mode)
- 8) Support: 1 x 4Lanes MIPI CSI Camera or 2 x 2Lanes MIPI CSI Camera
- 9) Support: Parallel CIF Connector(Option-Ext Board)
- 10) Support: 1 x HDMI2.0 TX
- 11) Support: eDP to VGA TX or 1 x 4Lanes eDP with Touch Connector(Option)
- 12) Support: 2 x 4Lanes MIPI DSI or 1 x 4Lanes MIPI DSI + 1 x LVDS with Touch Connector
- 13) Support: a/b/g/n/ac 2X2 WIFI,BT5.0
- 14) Support: 2 x 10/100/1000 Ethernet(RGMII)
- 15) Support: IR Receiver
- 16) Support: Optical S/PDIF TX
- 17) Support: Headphone output,1 x ECM MIC and Speaker out(1.3W@8ohm)
- 18) Support: Array MIC Connector(Ext Board PDM)
- 19) Support: Gyroscope+G-sensor
- 20) Support: Array Key(MENU,VOL+,VOL-,ESC),Reset,Power on/off Key
- 21) Support: 3 x UART + 2 x UART(Option)
- 22) Support: 1 x CAN FD
- 23) Support: 5 x SARADC
- 24) Support: Debug UART to USB connector and JTAG Connector

 Rockchip 瑞芯微电子	Rockchip Electronics Co., Ltd		
Project:	RK_EVB1_RK3568_DDR4P216SD6		
File:	00.Cover Page		
Date:	Wednesday, September 23, 2020	Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	1	of	50

# Table of Content

Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram
Page 5	04.Power Diagram
Page 6	05.Power Sequence/IO Domain Map
Page 7	06.UART Map
Page 8	07.I2C Bus Map
Page 9	08.USB3/PCIE30 Fun Map
Page 10	10.RK3568_Power/GND
Page 11	11.RK3568_DDR PHY
Page 12	12.RK3568_OSC/PLL/PMUIO
Page 13	13.RK3568_Flash/SD Controller
Page 14	14.RK3568_USB/PCIe/SATA PHY
Page 15	15.RK3568_SARADC/GPIO
Page 16	16.RK3568_VI Interface
Page 17	17.RK3568_VO Interface_1
Page 18	18.RK3568_VO Interface_2
Page 19	19.RK3568_Audio Interface
Page 20	20.Power_DC IN
Page 21	21.Power_PMIC
Page 22	22.Power_other
Page 23	23.Power_Flash Power Manage
Page 24	25.USB2/USB3 Port
Page 25	33.DRAM-DDR4_2x16bit_96P
Page 26	40.Flash-eMMC Flash
Page 27	41.Flash-Nand Flash(Option)
Page 28	42.Flash-MicroSD Card
Page 29	43.Flash-SPI FLASH
Page 30	47.VI-Camera_MIPI-CSI
Page 31	50.VO-HDMI2.0 TX
Page 32	52.VO-LCM_MIPI-DSI_TX0/LVDS_TX0
Page 33	54.VO-LCM_MIPI-DSI_TX1
Page 34	56.VO-LCM_eDP(Option)
Page 35	59.VO-VGA Output(RTD2166)
Page 36	62.WIFI/BT-SDIO_2T2R + UART
Page 37	67.Ethernet-GEPHY_RGMII0
Page 38	68.Ethernet-GEPHY_RGMII1
Page 39	70.Audio Port
Page 40	76.Audio-S/PDIF TX Port
Page 41	77.Audio-MIC Array Interface
Page 42	82.PCIE-PCIE3.0_Slot
Page 43	83.SATA-SATA3.0_Slot_7P
Page 44	90.Sensor/IR Receiver
Page 45	91.Debug UART/JTAG Port
Page 46	92.KEY Array
Page 47	95.UART/CAN Port
Page 48	97.Power Test-Current Det MCU
Page 49	98.Power Test-ADC
Page 50	99.Mark/Hole/Heatsink
Page 51	
Page 52	
Page 53	

## Generate Bill of Materials

### Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

### Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

## Notes

### NOTE 1:

#### Component parameter description

1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted

### NOTE 2:

Please use our recommended components to avoid too many changes.  
For more informations about the second source,please refer to our AVL.

Description

Note

Option

Rockchip			
Rockchip Electronics Co., Ltd			
Project:	RK_EVB1_RK3568_DDR4P216SD6	Rev.:	V1.0
File:	01.Index and Notes	Reviewed by:	Default
Date:	Wednesday, September 23, 2020	Sheet:	2 of 50
Designed by:	Zhangdi	Reviewed by:	Default


# Revision History

<b>Version</b>	<b>Date</b>	<b>By</b>	<b>Change Description</b>	<b>Approved</b>
V1.0	2020-09-08	Zhangdz	1:Revision preliminary version	




**Rockchip Confidential**


# **RK3568 Ref Block Diagram**



# Power Diagram



# Power Sequence



Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC3V3_SYS	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	ON	TBD	TBD
VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	0.9V	OFF	OFF	TBD	TBD
	RK809_LDO1	0.4A	VDDAOV9_IMAGE	N/A	0.9V	OFF	OFF	TBD	TBD
VCC3V3_SYS	RK809_LDO2	0.4A	VDDAOV9	Slot:1	0.9V	ON	OFF	TBD	TBD
	RK809_LDO3	0.1A	VDDAOV9_PMU	Slot:1	0.9V	ON	ON	TBD	TBD
	RK809_LDO4	0.4A	VCCIO_ACODEC	N/A	3.3V	OFF	OFF	TBD	TBD
VCC3V3_SYS	RK809_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	OFF	TBD	TBD
	RK809_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	ON	TBD	TBD
	RK809_LDO7	0.4A	VCCA1V8	Slot:2	1.8V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_LDO8	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	ON	TBD	TBD
	RK809_LDO9	0.4A	VCCA1V8_IMAGE	N/A	1.8V	OFF	OFF	TBD	TBD
VCC3V3_SYS	RK809_SW2 100mohm	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_SW1 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	OFF	TBD	TBD
	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	OFF	TBD	TBD
	RK809_RESETn			Slot:4+5					
VCC12V_DCIN	EXT BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V	ON	ON	TBD	TBD
VCC12V_DCIN	EXT BUCK	3.0A	VCC5V0_SYS	Slot:0	5.0V	ON	OFF	TBD	TBD
VCC5V0_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	OFF	TBD	TBD
VCC3V3_SYS	EXT LDO	0.3A	VCC2V5_DDR	Slot:2A	2.5V	ON	ON	TBD	TBD


**IO Power Domain Map**  
**Updates must be Revision accordingly!**

IO Domain	Pin Num	Support IO Voltage		Actual assigned IO Domain Voltage			Notes
		3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	
PMUIO1	Pin Y20	✓	✗	VCC3V3_PMU	VCC3V3_PMU	3.3V	
PMUIO2	Pin W19	✓	✓	VCC3V3_PMU	VCC3V3_PMU	3.3V	
VCCIO1	Pin H17	✓	✓	VCCIO_ACODEC	VCCIO_ACODEC	3.3V	
VCCIO2	Pin H18	✓	✓	VCCIO_FLASH	VCC_1V8	1.8V	PIN "FLASH_VOL_SEL" must be logic High if VCCIO_FLASH=3.3V; FLASH_VOL_SEL must be logic low
VCCIO3	Pin L22	✓	✓	VCCIO_SD	VCCIO_SD	3.3V	
VCCIO4	Pin J21	✓	✓	VCCIO4	VCC_1V8	1.8V	
VCCIO5	Pin V10 Pin V11	✓	✓	VCCIO5	VCC_3V3	3.3V	
VCCIO6	Pin R9 Pin U9	✓	✓	VCCIO6	VCC_1V8	1.8V	
VCCIO7	Pin V12	✓	✓	VCCIO7	VCC_3V3	3.3V	

Rockchip Confidential

# UART MAP


Rockchip Confidential




<b>Rockchip</b> 瑞芯微电子	Rockchip Electronics Co., Ltd
Project:	RK_EVB1_RK3568_DDR4P216SD6
File:	06.UART Map
Date:	Wednesday, September 23, 2020
Designed by:	Zhangdi
Reviewed by:	Default
Rev:	V1.0
Sheet:	7 of 50

# I2C MAP


Rockchip Confidential



## USB3.0 OTGO




## USB3.0 HOST1



## PCIe3.0 PHY

<b>Option1</b>	<b>PCIe3.0 x2Lane</b>	<i>PCIE30_REFCLK (RC/EP:input)</i>	<i>PCIE30_TX0 PCIE30_RX0 PCIE30_TX1 PCIE30_RX1</i>	<i>PCIE30X2_CLKREQn PCIE30X2_WAKEn PCIE30X2_PERSTn PCIE30X2_BUTTONRSTn</i>	<b>RC or EP</b>
<b>Option2</b>	<b>PCIe3.0 x1Lane + PCIe3.0 x1Lane</b>	<i>PCIE30_REFCLK (RC:input)</i>	<i>PCIE30_TX0 PCIE30_RX0</i>	<i>PCIE30X2_CLKREQn PCIE30X2_WAKEn PCIE30X2_PERSTn PCIE30X2_BUTTONRSTn</i>	<b>Only RC</b>
			<i>PCIE30_TX1 PCIE30_RX1</i>	<i>PCIE30X1_CLKREQn PCIE30X1_WAKEn PCIE30X1_PERSTn PCIE30X1_BUTTONRSTn</i>	<b>Only RC</b>


## PCIe3.0 REFCLK




## PCIe2.0 PHY

<b>MULTI_PHY2</b>	<b>PCIe2.0 x1Lane</b>	<i>PCIE20_REFCLK (RC:output)</i>	<i>PCIE20_TX PCIE20_RX</i>	<i>PCIE20_CLKREQn PCIE20_WAKEn PCIE20_PERSTn PCIE20_BUTTONRSTn</i>	<b>Only RC</b>
-------------------	-----------------------	----------------------------------	--------------------------------	--	----------------

## PCIe2.0 REFCLK




## RK3568 ABCDE (Power&Gnd)



Caps should be placed under the U1000 package

Caps should be placed close to the U1000 package





**V1000C**


VSS\_66  
VSS\_67  
VSS\_68  
VSS\_69  
VSS\_70  
VSS\_71  
VSS\_72  
VSS\_73  
VSS\_74  
VSS\_75  
VSS\_76  
VSS\_77  
VSS\_78  
VSS\_79  
VSS\_80  
VSS\_81  
VSS\_82  
VSS\_83  
VSS\_84  
VSS\_85  
VSS\_86  
VSS\_87  
VSS\_88  
VSS\_89  
VSS\_90  
VSS\_91  
VSS\_92  
VSS\_93  
VSS\_94  
VSS\_95  
VSS\_96  
VSS\_97  
VSS\_98  
VSS\_99  
VSS\_100  
VSS\_101  
VSS\_102  
VSS\_103  
VSS\_104  
VSS\_105  
VSS\_106  
VSS\_107  
VSS\_108  
VSS\_109  
VSS\_110  
VSS\_111  
VSS\_112  
VSS\_113  
VSS\_114  
VSS\_115  
VSS\_116  
VSS\_117  
VSS\_118  
VSS\_119  
VSS\_120  
VSS\_121  
VSS\_122  
VSS\_123  
VSS\_124  
VSS\_125  
VSS\_126  
VSS\_127  
VSS\_128  
VSS\_129  
VSS\_130

U1000E	J27
AVSS_1	I24
AVSS_2	L26
AVSS_3	M21
AVSS_4	M26
AVSS_5	N28
AVSS_6	P21
AVSS_7	P26
AVSS_8	R23
AVSS_9	R26
AVSS_10	U23
AVSS_11	U26
AVSS_12	V14
AVSS_13	V15
AVSS_14	V16
AVSS_15	V22
AVSS_16	V23
AVSS_17	V26
AVSS_18	W17
AVSS_19	Y18
AVSS_20	Y23
AVSS_21	Y24
AVSS_22	Y26
AVSS_23	AA12
AVSS_24	AA14
AVSS_25	AA15
AVSS_26	AA17
AVSS_27	AA24
AVSS_28	AA26
AVSS_29	AB11
AVSS_30	AB12
AVSS_31	AB14
AVSS_32	AB15
AVSS_33	AB17
AVSS_34	AC9
AVSS_35	AC11
AVSS_36	AC12
AVSS_37	AC15
AVSS_38	AC18
AVSS_39	AC25
AVSS_40	AC26
AVSS_41	AD26
AVSS_42	AE14
AVSS_43	AE17
AVSS_44	AE20
AVSS_45	AE27
AVSS_46	AE28
AVSS_47	AF9
AVSS_48	AF11
AVSS_49	AF12
AVSS_50	AF14
AVSS_51	AF15
AVSS_52	AF17
AVSS_53	AF18
AVSS_54	AF20
AVSS_55	AF21
AVSS_56	AG18
AVSS_57	AH18
AVSS_58	AH23
AVSS_59	

# RK3568\_F (DDR PHY)



# RK3568\_G (OSC/PLL/PMUIO1/2)





**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package


**Rockchip Confidential**

Rockchip		Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3568_DDR4P216SD6	瑞芯微电子	
File:	12.RK3568_OSC/PLL/PMUIO		
Date:	Wednesday, September 23, 2020	Rev.	V1.0
Designed by:	Zhangdi	Reviewed by:	Default
Sheet:	12	of	50

# RK3568\_I (VCCIO2 Domain)




# RK3568\_J (VCCIO3 Domain)




**Note:**  
Caps between dashed green lines and U1000 should be placed under the U1000 package

Truth Table


S	OE	Function
X	H	Disconnect
L	L	D+, D- = HSD1_h
H	L	D+, D- = HSD2_h




# RK3568\_U (USB3.0/SATA/QSGMII/PCIe2.0 x1)



# RK3568\_V (USB2.0 HOST)



# RK3568\_W (PCIe3.0 x2)




**Rockchip Confidential**


**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package.

Rockchip		Rockchip Electronics Co., Ltd
Project:	RK_EVB1_RK3568_DDR4P216SD6	瑞芯微电子
File:	14.RK3568_USB/PCIe/SATA PHY	
Date:	Friday, September 25, 2020	Rev.
Designed by:	Zhangdi	V1.0
Reviewed by:	Default	Sheet:
		14 of 50


## RK3568 K (VCCIO4 Domain)




## RK3568 N (VCCIO7 Domain)




RK3568-Socket



RK3568 O (SARADC/OTP)




SARADC_VIN1_EVB_HW_ID	Rup	Rdown	ADC
<b>EVB1</b>	10K	DNP	1023
EVB2	20K	100K	852
EVB3	18K	36K	681
EVB4	51K	51K	512
EVB5	36K	18K	340
EVB6	100K	20K	170
EVB7	DNP	10K	0
EVB8			






### **Note**

Caps of between dashed green lines  
and U1000 should be placed under  
the U1000.

## RK3568\_P(MIPI\_CSI\_RX)




## RK3568\_M(VCCIO6 Domain)




<b>Mode</b>	<b>16bit</b>	<b>12bit</b>	<b>10bit</b>	<b>8bit</b>
<b>IF_D0</b>	<b>D0</b>	--	--	--
<b>IF_D1</b>	<b>D1</b>	--	--	--
<b>IF_D2</b>	<b>D2</b>	--	--	--
<b>IF_D3</b>	<b>D3</b>	--	--	--
<b>IF_D4</b>	<b>D4</b>	<b>D0</b>	--	--
<b>IF_D5</b>	<b>D5</b>	<b>D1</b>	--	--
<b>IF_D6</b>	<b>D6</b>	<b>D2</b>	<b>D0</b>	--
<b>IF_D7</b>	<b>D7</b>	<b>D3</b>	<b>D1</b>	--
<b>IF_D8</b>	<b>D8</b>	<b>D4</b>	<b>D2</b>	<b>D0</b>
<b>IF_D9</b>	<b>D9</b>	<b>D5</b>	<b>D3</b>	<b>D1</b>
<b>IF_D10</b>	<b>D10</b>	<b>D6</b>	<b>D4</b>	<b>D2</b>
<b>IF_D11</b>	<b>D11</b>	<b>D7</b>	<b>D5</b>	<b>D3</b>
<b>IF_D12</b>	<b>D12</b>	<b>D8</b>	<b>D6</b>	<b>D4</b>
<b>IF_D13</b>	<b>D13</b>	<b>D9</b>	<b>D7</b>	<b>D5</b>
<b>IF_D14</b>	<b>D14</b>	<b>D10</b>	<b>D8</b>	<b>D6</b>
<b>IF_D15</b>	<b>D15</b>	<b>D11</b>	<b>D9</b>	<b>D7</b>

```
Support BT601 YCbCr 422 8bit input
Support BT656 YCbCr 422 8bit input
Support RAW 8/10/12bit input
Support BT1120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling
Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input
```


**Note:**  
Caps of between dashed green lines and U1000  
should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package.



## RK3568 R(MIPI DSI TX0/LVDS TX0)




# RK3568\_T (eDP TX)




**Note:**  
Caps of between dashed green lines and U1000  
should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

## RK3568 S (MIPI DSI TX1)



RK3568\_Q(HDMI2.0\_TX)




HDMI TMDS trace  
100 Ohm  $\pm 10\%$

## RK3568\_L (VCCIO5 Domain)

U1000L

## VCCT05 Domain


Operating Voltage=1.8V/3.3V



**RK3568-Socket**


**Note:**

Caps of between dashed green lines and U1000  
should be placed under the U1000 package






 瑞芯微电子	Rockchip Electronics Co., Ltd				
<b>Project:</b>	<b>RK_EVB1_RK3568_DDR4P216SD6</b>				
<b>File:</b>	<b>18.RK3568_VO Interface_2</b>				
<b>Date:</b>	Wednesday, September 23, 2020				
<b>Designed by:</b>	Zhangdz	<b>Reviewed by:</b>	Default	<b>Sheet:</b>	18 of 50

# RK3568\_H (VCCIO1 Domain)





RK3568-Socket  
BGA636\_65Rx65Rx45R3\_S




## Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package




Rockchip		Rockchip Electronics Co., Ltd					
Project:	RK_EVB1_RK3568_DDR4P216SD6						
File:	19.RK3568_Audio Interface						
Date:	Wednesday, September 23, 2020	Rev:	V1.0				
Designed by:	Zhangdz	Reviewed by:	Default	Sheet: 19 of 50			

# 12V/3A DCIN




# VCC3V3\_SYS




Working LED


System Power LED




# VCC5V0\_SYS




# VCC5V0\_USB




Rockchip		Rockchip Electronics Co., Ltd
Project:	RK_EVB1_RK3568_DDR4P216SD6	
File:	20.Power_DC IN	
Date:	Wednesday, September 23, 2020	Rev:
Designed by:	Zhangdi	Reviewed by:
	Default	Sheet:
		20 of 50






RTC IC




Address: Read A3H, Write A2

VDD\_CPU\_EXT





## Back-up Power





# Flash Power Manage

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)




Note:  
 FLASH\_VOL\_SEL state decided to VCCIO2 domain IO driven by default  
 Logic=L: 3.3V IO driven  
 Logic=H: 1.8V IO driven









# DDR4P216SD6




Rockchip Confidential







**Rockchip 瑞芯微电子 Rockchip Electronics Co., Ltd**

Project:	RK_EVB1_RK3568_DDR4P216SD6		
File:	41.Flash-Nand Flash(Option)		
Date:	Wednesday, September 23, 2020	Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	27 of 50		





FSPI\_CLK/FLASH\_ALE  
 FSPI\_D0/FLASH\_RDY  
 FSPI\_D1/FLASH\_RDn  
 eMMC\_RSTn/FSPI\_D2/FLASH\_WPn  
 FSPI\_D3/FLASH\_CS1n  
 FSPI\_CS0n/FLASH\_CS0n




<b>Rockchip</b> 瑞芯微电子 Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3568_DDR4P216SD6
File:	43.Flash-SPI FLASH
Date:	Wednesday, September 23, 2020
Designed by:	Zhangdz
Reviewed by:	Default
Sheet:	29 of 50

MIPI-CSI\_RX CON










**Rockchip Confidential**


Rockchip		Rockchip Electronics Co., Ltd
Project:	RK_EVB1_RK3568_DDR4P216SD6	
File:	52.VO-LCM_MIPI-DSI_TX0/LVDS_TX0	
Date:	Wednesday, September 23, 2020	Rev: V1.0
Designed by:	Zhangdz	Reviewed by: Default
Sheet:	32 of 50	

MIPI\_DSI\_TX1\_DOP  
 MIPI\_DSI\_TX1\_DON  
 MIPI\_DSI\_TX1\_D1P  
 MIPI\_DSI\_TX1\_D1N  
 MIPI\_DSI\_TX1\_D2P  
 MIPI\_DSI\_TX1\_D2N  
 MIPI\_DSI\_TX1\_D3P  
 MIPI\_DSI\_TX1\_D3N  
 MIPI\_DSI\_TX1\_CLKP  
 MIPI\_DSI\_TX1\_CLKN  
  
 I2C1\_SCL\_TP  
 I2C1\_SDA\_TP  
 TP\_INT\_L\_GPIO0\_B5  
 TP\_RST\_L\_GPIO0\_B6  
  
 LCD1\_BL\_PWM5  
 LCD1\_PWREN\_H\_GPIO0\_C5  
  
 LCD1\_RST\_L\_GPIO3\_B6  
  
 SARADC\_VIN2\_LCD\_ID


FPC Pin List	
Pin1	:GND
Pin2	:DON
Pin3	:DOP
Pin4	:GND
Pin5	:D1N
Pin6	:D1P
Pin7	:GND
Pin8	:CLKN/AUXN
Pin9	:CLKP/AUXP
Pin10	:GND
Pin11	:D2N
Pin12	:D2P
Pin13	:GND
Pin14	:D3N
Pin15	:D3P
Pin16	:GND
Pin17	:LCD_PWM_BL
Pin18	:LCD_TE
Pin19	:VCC3V3_LCD
Pin20	:LCD_RST
Pin21	:LCD_ID
Pin22	:LCD_PWREN
Pin23	:TP_I2C_SCL
Pin24	:TP_I2C_SDA
Pin25	:TP_INT
Pin26	:TP_RST
Pin27	:GND
Pin28	:5V0
Pin29	:5V0
Pin30	:5V0




J5400  
CNN30\_1R00\_FP05SL\_V  
CNN30\_1R00\_FP05SL\_V



Rockchip		Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3568_DDR4P216SD6		
File:	54.VO-LCM_MIPI-DSI_TX1		
Date:	Wednesday, September 23, 2020	Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	33	of	50




**Default: eDP to VGA  
Place at branch point**




## For Debug


J5600  
CNN30\_1R00\_FPO5SL\_V  
CNN30\_1R00\_FPO5SL\_V









Rockchip		Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3568_DDR4P216SD6		
File:	56.VO-LCM_eDP(Option)		
Date:	Wednesday, September 23, 2020	Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	34 of 50		



*Rockchip Confidential*









HPL\_OUT  
 HP\_SNS  
 HPR\_OUT  
 SPKN\_OUT  
 SPKP\_OUT  
 MIC1\_INP  
 MIC1\_INN  
 HP\_DET\_L\_GPIO3\_C2

## SPK

Note: 8ohm/1.3W  
Speaker Output




## MIC




MIC:(Default)

1-8=ON  
2-7=ON  
3-6=OFF  
4-5=OFF




## MIC

## LOOPBACK





## Headphone



Rockchip		Rockchip Electronics Co., Ltd					
Project:	RK_EVB1_RK3568_DDR4P216SD6						
File:	70.Audio Port						
Date:	Wednesday, September 23, 2020	Rev:	V1.0				
Designed by:	Zhangdz	Reviewed by:	Default	Sheet: 39 of 50			

»SPDIF\_TX\_M0  
»SPDIF\_TX\_M1  
»SPDIF\_TX\_M2









Rockchip		Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3568_DDR4P216SD6		
File:	77.Audio-MIC Array Interface		
Date:	Wednesday, September 23, 2020	Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	41 of 50		



The diagram illustrates a circuit configuration where three parallel voltage-controlled current sources (VCC1V3, VCC3V3, and VCC3V3) are connected to a common output node. Each source is controlled by a voltage input (V<sub>in</sub>) and provides a current output (I<sub>out</sub>). The output node is also connected to ground through a 10kΩ resistor.





If board target trace impedance is 50ohm  
then R = 475ohm providing an IREF of 2.32 mA  
The output current ( IOH ) is 6 \* IREF .  
$$6 \times 2.32 \times 50 = 696 \text{ mV}$$



*Rockchip Confidential*

# SATA3 .0 Port2

SATA2\_TXP  
 SATA2\_TXN  
 SATA2\_RXP  
 SATA2\_RXN  
 >>SATA2\_ACT\_LED




Rockchip		Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3568_DDR4P216SD6		
File:	83.SATA-SATA3.0 Slot_7P		
Date:	Wednesday, September 23, 2020	Rev:	V1.0
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	43 of 50		


5 4 3 2 1

PWM7\_IR  
 I2C5\_SCL\_M0  
 I2C5\_SDA\_M0  
 GSENSOR\_INT\_L\_GPIO3\_C1

## IR Receiver




## Gyroscope+G-sensor




Rockchip 瑞芯微电子 Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3568_DDR4P216SD6
File:	90.Sensor/IR Receiver
Date:	Wednesday, September 23, 2020
Designed by:	Zhangdz
Reviewed by:	Default
Rev:	V1.0
Sheet:	44 of 50

UART2\_RX\_M0\_DEBUG  
 UART2\_TX\_M0\_DEBUG  
 ARMJTAG\_TCK  
 ARMJTAG\_TMS

## Debug UART2




## ARM JTAG




Rockchip Confidential


Rockchip		Rockchip Electronics Co., Ltd
Project:	RK_EVB1_RK3568_DDR4P216SD6	
File:	91.Debug UART/JTAG Port	
Date:	Wednesday, September 23, 2020	Rev. V1.0
Designed by:	Zhangdi	Reviewed by: Default
		Sheet: 45 of 50




## UART3\_M1




## UART5\_M1-Option




## UART9\_M1



## UART6\_M1-Option





## UART4\_M1




## CAN1\_M1


### CAN transceiver IC




Rockchip EVB1_RK3568_DDR4P216SD6		Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3568_DDR4P216SD6	File:	95.UART/CAN Port
Date:	Wednesday, September 23, 2020	Rev:	V1.0
Designed by:	Zhangdi	Reviewed by:	Default
Sheet:	47	of	50



**Rockchip Confidential**





**Rockchip Confidential**

Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3568_DDR4P216SD6
File:	99.Mark/Hole/Heatsink
Date:	Wednesday, September 23, 2020
Designed by:	Zhangdz
Reviewed by:	Default
Rev:	V1.0
Sheet:	50 of 50