# Lab 5: Pipelining the Small16 Processor

By Duy Nguyen

Department of Engineering, CSU Fullerton

EGCP 381: Computer Design and Organization

Dr. Mike Turi

May 13, 2022

## Introduction

The purpose of this lab is to be able to understand the concept of pipelining and be able to pipeline the program from the single-cycle small16 processor. We will create new registers and components in each stage of the pipelined datapath based on the instruction chart, and also remove unnecessary components from lab 3. Then reconnecting the signal that connected each component to create a complete datapath that performs the instruction.

#### **Procedure**

At the very beginning, I examined the differences between the datapath chart of single-cycle and the pipelined datapath chart. For the pipeline, it divided the datapath into 3 stages and data will go into newly created components to flow to the next stage.

Instruction\_Word, Opcode, Immediate, Data, Reg Value, and Reg are components that separate each stage. There is also a register ABCD that replaces the accumulator. In stage 1 we will perform the instruction fetch from the instruction memory. Then we will register the fetch, decode the instruction, execute the instruction and read the data memory in stage 2. Lastly, we will write the data back into the ABCD register file. By dividing the datapath into stages, we can increase the throughput by performing the new instruction in stage 1 when the previous instruction is moving into stage 2.

Starting off with VHDL, I decided to separate my control file into two control files, one for control signals in stage 1 and stage 2, the other one for control signals in stage 3. The reason why I combined stage 1 and stage 2 is that stage 1 only has a PC enable control signal, which it should always enable. Then I created enable signals for new registers that are introduced in the datapath. So for stage 1 and stage 2, my control signals are

```
entity control_s2 is
  port( CLK : in std logic;
         RESET : in std logic;
         START : in std logic;
         WE : out std_logic;
         --ALU OP : out std logic vector(1 downto 0);
         --B_INV : out std_logic;
         --CIN : out std_logic;
         -- A SEL : out std logic;
         --B SEL : out std logic;
         --PC SEL : out std logic;
         --EN A : out std logic;
         EN PC : out std logic;
         --EN ABCD : out std logic;
         --Z FLAG : in std logic;
         --N FLAG : in std logic;
         -- INSTR OP : in sml6 opcode
         EN InstrWord : out std logic;
         EN OPCODE : out std logic;
         EN Immediate: out std logic;
         EN DATA : out std logic;
         EN RegVal : out std logic;
         EN REG : out std logic;
         Instr_OP_S2 : in sml6_opcode
end control s2;
```

Since there are opcodes for both stage 2 and stage 3, I also created two opcode signals, one for each control file. Based on these signals, I need to create architecture for the opcode, read/write control, and load/hold control.

```
-- control Architecture Description
architecture behavorial of control_s2 is
   -- op codes
   constant op_add : sml6_opcode := "0000";
   constant op sub : sml6 opcode := "0001";
   constant op load : sml6 opcode := "0010";
   constant op_store : sml6_opcode := "0011";
   constant op_addi : sml6_opcode := "0100";
   constant op_seti : sml6_opcode := "0101";
    constant op_jump : sml6_opcode := "0110";
    constant op_jz : sml6_opcode := "0111";
       -- register load control
       constant hold : std_logic := '0';
       constant load : std_logic := 'l';
       -- data memory write enable control
       constant rd : std logic := '0';
       constant wr : std logic := '1';
       --pc select
        --constant from plus1 : std logic := '0';
       --constant from alu : std logic := 'l';
 --MOVED TO S3
   -- control signal values
```

Since we need to enable these signals to perform store instructions, I need to load all of them.

The control file for stage 3 will have signals for ALU, Amux Sel, Bmux Sel and Opcode for stage 3, and also the enable signal for the ABCD register.

```
lentity control_s3 is
   port ( CLK : in std_logic;
            RESET : in std logic;
            START : in std logic;
                     : out std logic;
            ALU OP : out std logic vector(1 downto 0);
            B INV : out std logic;
            CIN : out std_logic;
            A_SEL : out std_logic;
            B SEL : out std logic;
            EN_ABCD : out std_logic;
            Instr OP S3 : in sml6 opcode
            );
 end control s3;
architecture behavorial of control_s3 is
  -- register load control
        constant hold : std_logic := '0';
        constant load : std logic := '1';
   -- control signal values
        -- alu operations
        constant alu_nop : std_logic_vector(1 downto 0) := "00";
        constant alu_and : std_logic_vector(1 downto 0) := "00";
        constant alu_or : std_logic_vector(1 downto 0) := "01";
        constant alu_add : std_logic_vector(1 downto 0) := "10";
        constant alu_mult : std_logic_vector(1 downto 0) := "11";
  -- a select control
        constant a_0 : std_logic := '0';
        constant a_a : std_logic := '1';
  -- b select control
        constant b_mem : std_logic := '0';
        constant b_imm : std_logic := '1';
  -- b invert control
        constant pos : std_logic := '0';
        constant inv : std_logic := '1';
 -- op codes
    constant op_add : sml6_opcode := "0000";
    constant op_sub : sml6_opcode := "0001";
constant op_load : sml6_opcode := "0010";
    constant op_store : sml6_opcode := "0011";
    constant op addi : sml6 opcode := "0100";
    constant op_seti : sml6_opcode := "0101";
    constant op jump : sml6_opcode := "0110";
constant op jz : sml6_opcode := "0111";
```

Then the behavior of these signals will be the same as what we had done in lab 3.

Next, I modified the processor file by removing the component of the old control and adding components of my control\_s2 and control\_s3 into the processor to be able to create connecting signals between each component.

```
component control_s2 is
   port( CLK : in std_logic;
     RESET : in std logic;
     START : in std_logic;
     WE : out std logic;
     EN_PC : out std_logic;
     EN_InstrWord : out std_logic;
      EN_OPCODE : out std_logic;
      EN Immediate: out std logic;
      EN_DATA : out std_logic;
     EN RegVal : out std logic;
     EN_REG : out std_logic;
     Instr OP S2 : in sml6 opcode
end component;
component control s3 is
   port ( CLK : in std logic;
     RESET : in std logic;
     START : in std_logic;
              : out std logic;
     ALU OP : out std_logic_vector(1 downto 0);
     B_INV : out std_logic;
     CIN : out std_logic;
     A_SEL : out std_logic;
      B SEL : out std logic;
```

Since we replaced Accumulator with the ABCD register and removed PC select, I commented out those signals. I also created connection signals for these new registers.

```
signal DataAddress Connect, PCAddress Connect : sml6 address;
signal Data IntoMem Connect : sml6 data;
signal DataOut OutofMem Connect, Instruction Connect : sml6 data;
signal ReadWrite_Connect : std_logic;
signal EN_ABCD_Connect : std_logic;
signal InstrOpCode_Connect : sml6_opcode;
signal ALUOp_Connect : std_logic_vector(1 downto 0);
signal Binv_Connect : std_logic;
signal Cin Connect : std logic;
signal ASel_Connect : std_logic;
signal BSel Connect : std logic;
--signal PCSel Connect : std logic;
--signal EnA Connect : std logic;
signal EnPC_Connect : std_logic;
signal EN_InstrWord_Connect: std_logic;
signal EN OPCODE Connect: std logic;
signal EN_Immediate_Connect: std_logic;
signal EN_DATA_Connect: std_logic;
signal EN_RegVal_Connect: std_logic;
signal EN REG Connect: std logic;
signal Instr_OP_S2_Connect: sml6_opcode;
signal Instr_OP_S3_Connect: sml6_opcode;
```

Then I assigned pipelined connections to the corresponding pipelined registers.

```
the_control_s2: control_s2 port map (
   CLK => CLK.
   RESET => RESET,
   START => START,
   WE => ReadWrite Connect,
   EN_PC => EnPC_Connect,
   EN InstrWord => EN InstrWord Connect,
   EN_OPCODE => EN_OPCODE_Connect,
   EN_Immediate => EN_Immediate_Connect,
   EN_DATA => EN_DATA_Connect,
   EN RegVal => EN_RegVal_Connect,
   EN_REG => EN_REG_Connect,
   Instr OP S2 => Instr OP S2 Connect
the_control_s3: control_s3 port map (
   CLK => CLK,
   RESET => RESET,
   START => START,
   --WE => ReadWrite_Connect,
   ALU_OP => ALUOp_Connect,
   B_INV => Binv_Connect,
   CIN => Cin Connect,
   A_SEL => ASel_Connect,
   B SEL => BSel Connect,
   EN_ABCD => EN_ABCD_Connect,
   Instr_OP_S3 => Instr_OP_S3_Connect
```

Lastly, I rearranged my datapath file based on components, and signals that I had created for this pipelined datapath. Since the ABCD register is replaced accumulator, I need to add the component of ABCD into my datapath.


```
component ABCDRegFile is
   port ( CLK: in std logic;
         RESET: in std logic;
         RD REG : in std logic vector(1 downto 0); -- Which register to read and output
         REG OUT : out sml6 data;
         ABCD WE : in std logic; -- Write enable signal
         WR_REG : in std_logic_vector(1 downto 0); -- Which register to write to
         REG IN : in sml6 data);
end component;
signal zero 16 : sml6 data := "0000000000000000";
signal alu a, alu b, alu out : sml6 data;
signal pc_out, pc_in : sml6_address;
signal a out, immediate zero extend out : sml6_data;
signal adder out : sml6 data;
signal instr_word_out, immediate_out, the_data_out, reg_value_out, reg_value_in : sml6_data;
signal reg out: std logic vector(1 downto 0);
```

To be able to transfer signals into and out of pipelined components, I need to create the mapping for each of them. Then assigned the correct signal for each input and output just like how we did in lab 3.

```
InstrWord : reg generic map ( DWIDTH => 16)
    port map (
    CLK => CLK,
    RST => RESET,
    CE => EN InstrWord,
    D => INSTR OUT,
    Q => instr_word_out
    );
 TheOpcode : reg generic map ( DWIDTH => 4)
    port map (
    CLK => CLK,
    RST => RESET,
    CE => EN OPCODE,
    D => instr_word_out(15 downto 12),
    Q => Instr_OP_S3
    );
TheImmediate : reg generic map ( DWIDTH => 16)
    port map (
    CLK => CLK.
    RST => RESET,
    CE => EN_Immediate,
    D => immediate_zero_extend_out,
    Q => immediate out
    );
TheData : reg generic map ( DWIDTH => 16)
    port map (
     CLK => CLK,
    RST => RESET,
    CE => EN DATA,
    D => DATA OUT,
    Q => the data out
     );
RegVal : reg generic map ( DWIDTH => 16)
     port map (
     CLK => CLK,
     RST => RESET,
     CE => EN RegVal,
     D => reg_value_in,
     Q => reg_value_out
     );
 TheReg : reg generic map ( DWIDTH => 2)
     port map (
     CLK => CLK,
     RST => RESET,
     CE => EN_REG,
     D => instr_word_out(11 downto 10),
     Q => reg out
 ABCD_RegFile : ABCDRegFile port map (
     CLK => CLK,
     RESET => RESET,
     RD_REG => instr_word_out(11 downto 10),
     REG_OUT => reg_value_in,
     ABCD WE => EN ABCD,
     WR REG => reg out,
     REG_IN => alu_out
     );
```

After finishing designing my pipeline processor, I moved on to examine the instruction and the output to see if I had correctly implemented my code. From the data memory address, we can see that addresses 0-3 store value 4-7 respectively.

In the instruction memory, the first 4 instructions were seti, set immediately, which set a value into a register that is immediately available without going to the memory.




That's why from the above waveform we can see that the data ram changed from 4,5,6,7,8,9... into 1,2,3,4,8,9. After the first 4 seti instructions are executed, then the next 4 instructions, stored in addresses 0,1,2,3,4, are called.

<b>4</b> .	Msgs								
+- /test_processor/uut/PCAddress_Connect	9	8		9		10		11	,
☐ ♦processor/uut/the_data_memory/ram	{4} {2} {3} {4} {8	{1} {2} {	3} {4}	{4} {2} {3	} {4} {8}	<b>9} {10} {</b> 1	1} {12} {1	3} {14} {1	5} {16} {17
<u>+</u> - <b>&gt;</b> (0)	4	1		4					
<b>±</b> - <b>◇</b> (1)	2	2							
<b>±</b> - <b>◇</b> (2)	3	3							
<b>±</b> - <b>◇</b> (3)	4	4							
<b>±</b> - <b>♦</b> ( <del>4</del> )	8	8							
<b>‡</b> - <b>♦</b> (5)	9	9							
<b>∔</b> - <b>♦</b> (6)	10	10							
<b>⊕</b> - <b>♦</b> (7)	11	11							
<u>+</u> -◆ (8)	12	12							
<u>+</u> - <b>&gt;</b> (9)	13	13							
÷- <b>(</b> 10)	14	14							
<u>+</u> - $\diamondsuit$ (11)	15	15							


From this waveform, we can see that the data memory updated from 1,2,3,4,8,9 to 4,2,3,4,8,9.

When I kept executing the program, I noticed that after all instructions were executed, the a\_out value kept incrementing every counter. I examined the code again to seek an explanation and came up with my personal thought but I'm not confidently saying that this is the correct explanation.




```
"0101110000000100", -- 3: seti D 4
"0011000000000000", -- 4: store A 0
"00110100000000001", -- 5: store B 1
"0011100000000001", -- 6: store C 2
"0011110000000011", -- 7: store D 3
others => "00000000000000000");
```


Since we have the statement "others => "0000000000000") after all instructions executed, then the program might run others case over again.



The First 4 bits [15:12] represent the opcode for adding, "0000", and the next 2 bits [11:10] represent input from instr\_word into ABCDRegFile, the input will go through Reg and return back to WR\_Reg. WR\_Reg will decide which register to write to and "00" represents we\_a, which write to register A. So I viewed this instruction "00000000000000000" as adding or incrementing register A That's why the value for a out after we finished all assigned instructions

incremented, and it will keep incrementing by 1 every counter. This is my understanding of the process after examining the output of the program.





#### **Discussion**

The main differences in the datapaths between this new pipelined processor and the single-cycle processor from lab 3 are for this pipelined datapath, we divided it into 3 different stages and added more registers to act as transitions between each stage. By adding more registers into the datapath, we need to create the enable signal for each of them so that data can flow through each stage.

Before adding my stages and control signals, I had deleted the PC mux, Accumulator, and Zero checker registers for this pipelined chart because we were not using them for the datapath. The program counter input will directly come from the adder now instead of going into the 2x1 mux between the output of the adder and the output of Alu. I also removed the negative flag and zero flag signals that connected to the Zero checker and Accumulator.

Dividing the datapath into stages will help us to pipeline the instruction, we can start fetching the next instruction right after the previous instruction is passed through the next stage.


The chart shows the function of the new Instruction Word register

that we added between stages 1 and 2. This register will take input from the output of the instruction memory and divided it into the opcode, represented by the first 4 bits [15:12], the input of ABCD Register, [11:10], and the last 10 bits will flow into the data memory address, it also passed through the Immediate component after going into sign extension to extend from 10 bits to 16 bits address.

ABCD Register file replaces the Accumulator and acts as a decoder where it used the mux4 generic map-based. The output bits [11:10] of Instruction Word will go into the Reg

component and return back to the WR\_Reg port to determine which register, A or B or C or D, will be used.

This processor, as it is currently designed, does not correctly handle data hazards yet. For example, if we have two or more consecutive instructions that used the same data address at the same time, the next instruction has to stall and wait until the previous instruction is finished write back the data into the register file. This hazard will cause a delay in our pipelining. Based on what we learned in lecture 10-Pipelining, I understand that to be able to handle pipeline hazards, we should create 2 units, either of them will help to resolve data hazards. One is the hazard detection unit, and the other one is a forwarding unit. The hazard detection unit can detect the hazard when it comes from PC and Instruction Word, it can stall the next instruction until the hazard is cleared. The forwarding unit can help pass the value from the register to ALU without waiting for it to get written back to the register file.



This is an example of a hazard detection and forwarding unit that we learned in class.

#### **Conclusion**

Since this is our last lab, it included almost everything that we had learned since the beginning of this class. From creating the datapath to creating new components, and registers and being able to connect them together as one big processor. Furthermore, the real-world processor is much bigger than the one we implemented in our course, so being able to know how to speed up, using fewer cycles, multicycles, and pipelines will help us improve the performance and save a lot of memory. If I was to redo this lab, I would try to add a hazard detection unit or forwarding unit to control hazards. Since I understand the concept of data forwarding but I couldn't yet figure out where should I create the unit whether in stage 2 or stage 3 due to time limitations.

## References

- Dr. Mike Turi. "09-Datapath-Control-The Processor Datapath and Control" Canvas. Spring 2022 EGCP 381
- Dr. Mike Turi. "Lab 3: Single-Cycle Small16 Processor Datapath and Control" Canvas. Spring 2022 EGCP 381
- Dr. Mike Turi. "week8-single-cyc-datapath-381.mp4" Canvas. Spring 2022 EGCP 381
- Dr. Mike Turi. "10-Pipelining" Canvas. Spring 2022 EGCP 381
- Dr. A.P Shanthi. "Handling Data Hazards" CS UMD. Retrieved from

https://www.cs.umd.edu/~meesh/411/CA-online/chapter/handling-data-hazards/index.htm

1

# **Appendix**

# Control s2.vhd

```
library ieee;
use ieee.std logic 1164.all;
use work.sm16_types.all;
-- control Entity Description
-- Adapted from Dr. Michael Crocker's Spring 2013 CSCE 385 Lab 4 at Pacific Lutheran
University
entity control_s2 is
  port( CLK : in std_logic;
      RESET: in std_logic;
      START: in std_logic;
      WE
            : out std_logic;
     --ALU_OP : out std_logic_vector(1 downto 0);
      --B_INV : out std_logic;
      --CIN : out std_logic;
     --A_SEL : out std_logic;
     --B_SEL : out std_logic;
     --PC_SEL : out std_logic;
     --EN_A : out std_logic;
      EN PC: out std logic;
```

```
--EN ABCD : out std logic;
     --Z FLAG : in std logic;
     --N FLAG : in std logic;
     --INSTR_OP: in sm16_opcode
       EN_InstrWord : out std_logic;
       EN_OPCODE : out std_logic;
     EN Immediate: out std logic;
        EN_DATA : out std_logic;
       EN_RegVal : out std_logic;
       EN_REG : out std_logic;
       Instr_OP_S2: in sm16_opcode
       );
end control_s2;
-- control Architecture Description
architecture behavorial of control_s2 is
  -- op codes
  constant op_add : sm16_opcode := "0000";
  constant op_sub : sm16_opcode := "0001";
```

```
constant op_load : sm16_opcode := "0010";
  constant op store : sm16 opcode := "0011";
 constant op addi : sm16 opcode := "0100";
  constant op seti : sm16 opcode := "0101";
  constant op jump : sm16 opcode := "0110";
  constant op jz : sm16 opcode := "0111";
    -- register load control
    constant hold : std logic := '0';
    constant load : std_logic := '1';
    -- data memory write enable control
    constant rd : std logic := '0';
    constant wr : std logic := '1';
      --pc select
    --constant from plus1 : std logic := '0';
    --constant from alu : std logic := '1';
--MOVED TO S3
  -- control signal values
    -- alu operations
    --constant alu nop : std logic vector(1 downto 0) := "00";
    --constant alu and : std logic vector(1 downto 0) := "00";
```

```
--constant alu or : std logic vector(1 downto 0) := "01";
--constant alu add : std logic vector(1 downto 0) := "10";
  --constant alu mult : std logic vector(1 downto 0) := "11";
-- a select control
--constant a 0: std logic := '0';
--constant a a : std logic := '1';
-- b select control
--constant b_mem : std_logic := '0';
--constant b_imm : std_logic := '1';
  --NOT USED
-- pc select
--constant from_plus1 : std_logic := '0';
--constant from_alu : std_logic := '1';
-- b invert control
--constant pos : std_logic := '0';
--constant inv : std_logic := '1';
```

```
-- definitions of the states the control can be in
  type states is (stopped, running); -- single cycle now, so only one running state
  signal state, next state : states := stopped;
  -- internal write enable, ungated by the clock
  signal pre we: std logic;
begin
  -- write enable is gated when the clock is low
  WE <= pre_we and (not CLK);
  -- process to state register
  state_reg: process( CLK, RESET )
  begin
    if( RESET = '1') then
       state <= stopped;
     elsif( rising_edge(CLK) ) then
       state <= next_state;
     end if;
  end process state_reg;
```

-- process to define next state transitions and output signals next state and output: process( state, START, Instr OP S2)--Z FLAG, N FLAG ) begin case state is -- Stopped is the stopped state; wait for start when stopped => if(START /= '1') then -- issue nop EN PC <= hold; EN InstrWord <= hold; EN\_OPCODE <= hold; EN\_Immediate <= hold; EN\_DATA <= hold; EN\_RegVal <= hold; EN REG <= hold; -- EN A  $\leq$  hold; EN PC  $\leq$  hold; --0-- rd pre\_we <= rd; --PC\_SEL <= from\_plus1;</pre> -- B INV <= pos; CIN <= '0'; ALU OP <= alu nop; -- A\_SEL <= a\_0; B\_SEL <= b\_mem;

```
next state <= stopped;</pre>
  else
        EN_PC <= hold; EN_InstrWord <= hold;
        EN_OPCODE <= hold; EN_Immediate <= hold;
        EN_DATA <= hold; EN_RegVal <= hold;
      EN REG <= hold;
 -- EN_A <= hold; EN_PC <= hold;
    pre_we <= rd; --PC_SEL <= from_plus1;</pre>
  -- B_INV <= pos; CIN <= '0'; ALU_OP <= alu_and;
 -- A_SEL <= a_0; B_SEL <= b_mem;
    next_state <= running; -- go to fetch state</pre>
  end if;
-- In running state, each instruciton has its own control signals
when running =>
  if Instr_OP_S2 = op_add then
    -- A <- A + Mem
        EN PC <= load; EN InstrWord <= load;
```

```
EN DATA <= load; EN RegVal <= load;
    EN REG <= load;
  --EN A \leq load;
  pre we <= rd; --PC SEL <= from plus1;
  --B INV <= pos; --CIN <= '0'; --ALU OP <= alu add;
  --A_SEL <= a_a; B_SEL <= b_mem;
  next_state <= running;</pre>
elsif Instr OP S2 = op sub then
  -- A <- A - Mem
      EN_PC <= load; EN_InstrWord <= load;
      EN OPCODE <= load; EN Immediate <= load;
      EN DATA <= load; EN RegVal <= load;
    EN REG <= load;
      --EN_A \le load;
  pre we <= rd; --PC SEL <= from plus1;
  --B INV <= inv; CIN <= '1'; ALU OP <= alu add;
```

EN\_OPCODE <= load; EN\_Immediate <= load;

```
--A_SEL <= a_a; B_SEL <= b_mem;
next state <= running;</pre>
  --elsif instr_op = op_subi then
-- A <- A - Mem
--EN A <= load; EN PC <= load;
--pre we <= rd; PC SEL <= from plus1;
--B INV <= inv; CIN <= '1'; ALU OP <= alu add;
--A_SEL <= a_a; B_SEL <= b_imm;
next state <= running;</pre>
  elsif Instr OP S2 = op load then
EN PC <= load; EN InstrWord <= load;
    EN_OPCODE <= load; EN_Immediate <= load;
    EN DATA <= load; EN RegVal <= load;
  EN REG <= load;
    --EN A \leq load;
pre_we <= rd; --PC_SEL <= from_plus1;</pre>
--B_INV \le pos; CIN \le 0'; ALU_OP \le 0 alu_add;
--A_SEL <= a_0; B_SEL <= b_mem;
```

```
next state <= running;</pre>
  elsif Instr OP S2 = op store then
    EN PC <= load; EN_InstrWord <= load;
    EN OPCODE <= load; EN Immediate <= load;
    EN DATA <= load; EN RegVal <= load;
  EN REG <= load; pre we <= wr;
--EN A \leq load;
  --PC SEL <= from plus1;
--B_INV <= pos; CIN <= '0'; ALU_OP <= alu_nop;
--A_SEL <= a_a; B_SEL <= b_mem;
next_state <= running;</pre>
  elsif Instr_OP_S2 = op_addi then
    EN_PC <= load; EN_InstrWord <= load;
    EN_OPCODE <= load; EN_Immediate <= load;
    EN_DATA <= load; EN_RegVal <= load;
  EN REG <= load;
```

```
--EN A \leq load;
  pre_we <= rd; --PC_SEL <= from_plus1;</pre>
  --B INV <= pos; CIN <= '0'; ALU OP <= alu add;
  --A_SEL <= a_a; B_SEL <= b_imm;
  next state <= running;</pre>
elsif Instr OP S2 = op seti then
  -- A <- 0 + Immediate
  EN PC <= load; EN InstrWord <= load;
      EN OPCODE <= load; EN Immediate <= load;
      EN_DATA <= load; EN_RegVal <= load;
    EN REG <= load;
  --EN A <= load;
  pre we <= rd; --PC SEL <= from plus1;
  --B_INV \le pos; CIN \le 0'; ALU_OP \le 0 alu_add;
  --A SEL <= a 0; B SEL <= b imm;
  next_state <= running;</pre>
```

```
else -- unknown opcode
    -- should never get here, but if it does, set PC<=0 and stop
         EN PC <= load; EN InstrWord <= load;
        EN_OPCODE <= load; EN_Immediate <= load;
         EN_DATA <= load; EN_RegVal <= load;
      EN REG <= load;
    --EN A \leq hold;
    pre_we <= rd; --PC_SEL <= from_plus1;</pre>
    --B INV \leq pos; CIN \leq '0'; ALU OP \leq alu and;
    --A_SEL <= a_0; B_SEL <= b_mem;
    next state <= stopped;</pre>
  end if;
when others => -- unknown state
    -- should never get here, but if it does, set PC<=0 and stop
         EN_PC <= load; EN_InstrWord <= load;
         EN_OPCODE <= load; EN_Immediate <= load;
        EN_DATA <= load; EN_RegVal <= load;
      EN REG <= load;
```

```
--EN A <= hold;
           pre_we <= rd; --PC_SEL <= from_plus1;</pre>
           --B_INV <= pos; CIN <= '0'; ALU_OP \le alu_and;
           --A_SEL <= a_0; B_SEL <= b_mem;
           next state <= stopped;</pre>
    end case;
  end process next_state_and_output;
end behavorial;
Control_s3.vhd
library ieee;
use ieee.std_logic_1164.all;
use work.sm16_types.all;
entity control_s3 is
  port( CLK : in std_logic;
     RESET : in std_logic;
```

START: in std\_logic;

```
--WE : out std logic;
     ALU_OP: out std_logic_vector(1 downto 0);
     B_INV : out std_logic;
     CIN : out std_logic;
      A_SEL : out std_logic;
      B_SEL: out std_logic;
        EN_ABCD : out std_logic;
      Instr_OP_S3: in sm16_opcode
        );
end control_s3;
architecture behavorial of control_s3 is
 -- register load control
    constant hold : std_logic := '0';
    constant load : std_logic := '1';
 -- control signal values
    -- alu operations
```

```
constant alu nop : std logic vector(1 downto 0) := "00";
    constant alu and : std logic vector(1 downto 0) := "00";
    constant alu or : std logic vector(1 downto 0) := "01";
    constant alu add : std logic vector(1 downto 0) := "10";
      constant alu mult : std logic vector(1 downto 0) := "11";
-- a select control
    constant a 0 : std logic := '0';
    constant a a : std logic := '1';
-- b select control
    constant b mem : std logic := '0';
    constant b imm : std logic := '1';
-- b invert control
    constant pos : std logic := '0';
    constant inv : std logic := '1';
-- op codes
  constant op add : sm16 opcode := "0000";
  constant op sub : sm16 opcode := "0001";
  constant op load : sm16 opcode := "0010";
 constant op store : sm16 opcode := "0011";
```

```
constant op_addi : sm16_opcode := "0100";
  constant op seti : sm16 opcode := "0101";
  constant op_jump : sm16_opcode := "0110";
  constant op jz : sm16 opcode := "0111";
  -- definitions of the states the control can be in
  type states is (stopped, running); -- single cycle now, so only one running state
  signal state, next_state : states := stopped;
begin
  -- process to state register
  state_reg: process( CLK, RESET )
  begin
    if( RESET = '1') then
       state <= stopped;
    elsif( rising_edge(CLK) ) then
       state <= next_state;
    end if;
```

```
end process state_reg;
-- process to define next state transitions and output signals
next_state_and_output: process( state, START, Instr_OP_S3)--Z_FLAG, N_FLAG )
begin
  case state is
    -- Stopped is the stopped state; wait for start
    when stopped =>
      if(START /= '1') then
        -- issue nop
            B_INV \le pos; CIN \le 0'; ALU_OP \le alu_nop;
        A_SEL \le a_0; B_SEL \le b_mem;
        EN_ABCD <= hold;
        next_state <= stopped;</pre>
      else
```

-- In running state, each instruction has its own control signals when running =>

$$B_INV \le pos;$$
  $CIN \le 0';$   $ALU_OP \le alu_add;$   $A_SEL \le a_a;$   $B_SEL \le b_mem;$   $EN_ABCD \le load;$ 

next\_state <= running;</pre>

```
B_INV <= inv; CIN <= '1'; ALU_OP <= alu_add;
A SEL \leq a a; B SEL \leq b mem;
EN ABCD <= load;
next_state <= running;</pre>
  --elsif instr op = op subi then
-- A <- A - Mem
--EN A <= load; EN PC <= load;
--pre_we <= rd; PC_SEL <= from_plus1;
--B_INV <= inv; CIN <= '1'; ALU_OP <= alu_add;
--A\_SEL \le a_a; \quad B\_SEL \le b_imm;
next_state <= running;</pre>
  elsif Instr_OP_S3 = op_load then
```

$$B_INV \le pos;$$
  $CIN \le 0';$   $ALU_OP \le alu_or;$   $A_SEL \le a_0;$   $B_SEL \le b_mem;$   $EN_ABCD \le load;$ 

next state <= running;</pre>

EN\_ABCD <= load;

next state <= running;</pre>

elsif Instr\_OP\_S3 = op\_addi then

$$B_INV \le pos;$$
  $CIN \le 0';$   $ALU_OP \le alu_add;$   $A_SEL \le a_a;$   $B_SEL \le b_imm;$ 

EN\_ABCD <= load;

next\_state <= running;</pre>

elsif Instr\_OP\_S3 = op\_seti then
-- A <- 0 + Immediate

$$B_INV \le pos;$$
  $CIN \le 0';$   $ALU_OP \le alu_add;$   $A_SEL \le a_0;$   $B_SEL \le b_imm;$ 

```
EN_ABCD <= load;
    next_state <= running;</pre>
  else -- unknown opcode
    -- should never get here, but if it does, set PC<=0 and stop
    B_INV \le pos; CIN \le 0'; ALU_OP \le alu_add;
    A\_SEL \le a_a; B\_SEL \le b_imm;
    EN_ABCD <= load;
    next_state <= stopped;</pre>
  end if;
when others => -- unknown state
    -- should never get here, but if it does, set PC<=0 and stop
```

EN\_ABCD <= hold;

```
B_INV <= pos; CIN <= '0'; ALU_OP <= alu_and;
           A SEL \leq a 0; B SEL \leq b mem;
           next state <= stopped;</pre>
    end case;
  end process next_state_and_output;
end behavorial;
Processor.vhd
library IEEE;
use IEEE.std_logic_1164.all;
use work.sm16_types.all;
-- processor Entity Description
-- Adapted from Dr. Michael Crocker's Spring 2013 CSCE 385 Lab 4 at Pacific Lutheran
University
entity processor is
  port( CLK : in std_logic;
     RESET: in std_logic;
     START : in std_logic -- signals to run the processor
     );
```

```
end processor;
-- processor Architecture Description
architecture structural of processor is
  -- declare all components and their ports
  component datapath is
    port( CLK : in std_logic;
        RESET: in std_logic;
       -- I/O with Data Memory
       DATA_IN : out sm16_data; --out from ABCD_Regout
       DATA_OUT: in sm16_data;
       DATA_ADDR : out sm16_address; --out from instr. word s1-s2
       -- I/O with Instruction Memory
        INSTR_OUT: in sm16_data; --input of instr. word s1-s2
        INSTR_ADDR: out sm16_address; --out from pc s1
       -- OpCode sent to the Control
       INSTR_OP: out sm16_opcode; --(4bits) out from instr. word to opcode s2-s3 (15
downto 12)
```

```
-- Control Signals to the ALU
ALU OP: in std logic vector(1 downto 0); --s3
B INV: in std logic; --s3
CIN: in std logic; --s3
-- Control Signals from the Accumulator
--ZERO FLAG: out std logic; --might not be used
--NEG FLAG: out std logic; --might not be used
-- ALU Multiplexer Select Signals
A_SEL: in std_logic;
B SEL: in std logic; -- input from immediate s2-s3
--PC SEL: in std logic;
-- Enable Signals for all registers
--EN_A : in std_logic;
EN_PC : in std_logic;
  EN_ABCD : in std_logic;
  EN_InstrWord : in std_logic;
  EN_OPCODE : in std_logic;
EN_Immediate: in std_logic;
```

EN\_DATA : in std\_logic;

```
EN_RegVal : in std_logic;
       EN_REG : in std_logic;
       Instr_OP_S2 : out sm16_opcode;
       Instr_OP_S3 : out sm16_opcode);
end component;
component instr_memory is
  port( DIN : in sm16_data;
     ADDR: in sm16_address;
     DOUT: out sm16_data;
     WE: in std_logic);
end component;
component data_memory is
  port( DIN : in sm16_data;
     ADDR: in sm16_address;
     DOUT: out sm16_data;
     WE : in std_logic);
end component;
```

```
component control_s2 is
  port( CLK : in std_logic;
   RESET: in std_logic;
   START: in std_logic;
   WE
         : out std_logic;
   EN_PC : out std_logic;
     EN_InstrWord : out std_logic;
     EN_OPCODE : out std_logic;
   EN_Immediate: out std_logic;
     EN_DATA : out std_logic;
     EN_RegVal : out std_logic;
     EN_REG : out std_logic;
     Instr_OP_S2: in sm16_opcode
     );
end component;
component control s3 is
```

```
port( CLK : in std logic;
   RESET: in std_logic;
   START: in std_logic;
          : out std_logic;
   --WE
   ALU_OP: out std_logic_vector(1 downto 0);
   B_INV : out std_logic;
   CIN : out std_logic;
   A_SEL : out std_logic;
   B_SEL: out std_logic;
      EN_ABCD : out std_logic;
   Instr_OP_S3: in sm16_opcode
      );
end component;
signal DataAddress_Connect, PCAddress_Connect: sm16_address;
signal Data_IntoMem_Connect: sm16_data;
signal DataOut_OutofMem_Connect, Instruction_Connect: sm16_data;
signal ReadWrite_Connect : std_logic;
```

```
signal EN ABCD Connect: std logic;
signal InstrOpCode_Connect: sm16_opcode;
signal ALUOp Connect: std logic vector(1 downto 0);
signal Binv Connect: std logic;
signal Cin Connect : std logic;
signal ASel_Connect : std_logic;
signal BSel Connect: std logic;
--signal PCSel Connect : std logic;
--signal EnA Connect : std logic;
signal EnPC_Connect : std_logic;
signal EN InstrWord Connect: std logic;
signal EN_OPCODE_Connect: std_logic;
signal EN Immediate Connect: std logic;
signal EN_DATA_Connect: std_logic;
signal EN_RegVal_Connect: std_logic;
signal EN_REG_Connect: std_logic;
signal Instr_OP_S2_Connect: sm16_opcode;
```

```
signal Instr_OP_S3_Connect: sm16_opcode;
begin
  the_instr_memory: instr_memory port map (
    DIN = "00000000000000000",
    ADDR => PCAddress Connect,
    DOUT => Instruction Connect,
    WE => '0' -- always read
    );
  the_data_memory: data_memory port map (
    DIN => Data_IntoMem_Connect,
```

```
ADDR => DataAddress_Connect,
  DOUT => DataOut_OutofMem_Connect,
  WE => ReadWrite_Connect
  );
the_datapath: datapath port map (
  CLK \Rightarrow CLK,
  RESET => RESET,
  DATA_IN => Data_IntoMem_Connect,
  DATA_OUT => DataOut_OutofMem_Connect,
```

DATA\_ADDR => DataAddress\_Connect,

INSTR\_OUT => Instruction\_Connect,

INSTR\_ADDR => PCAddress\_Connect,

INSTR\_OP => InstrOpCode Connect,

ALU\_OP => ALUOp\_Connect,

B\_INV => Binv\_Connect,

CIN => Cin\_Connect,

A\_SEL => ASel\_Connect,
B\_SEL => BSel\_Connect,

EN\_PC => EnPC\_Connect,

EN\_ABCD => EN\_ABCD\_Connect,

EN\_InstrWord => EN\_InstrWord\_Connect,

EN\_OPCODE => EN\_OPCODE\_Connect,

EN\_Immediate => EN\_Immediate\_Connect,

EN\_DATA => EN\_DATA\_Connect,

EN\_RegVal => EN\_RegVal\_Connect,

EN\_REG => EN\_REG\_Connect,

Instr OP S2 => Instr OP S2 Connect,

```
Instr_OP_S3 => Instr_OP_S3_Connect
  );
the_control_s2: control_s2 port map (
 CLK => CLK,
  RESET => RESET,
  START => START,
  WE => ReadWrite_Connect,
    EN_PC => EnPC_Connect,
    EN InstrWord => EN InstrWord Connect,
  EN_OPCODE => EN_OPCODE_Connect,
    EN_Immediate => EN_Immediate_Connect,
  EN_DATA => EN_DATA_Connect,
  EN_RegVal => EN_RegVal_Connect,
  EN_REG => EN_REG_Connect,
  Instr OP S2 => Instr OP S2 Connect
  );
the_control_s3: control_s3 port map (
  CLK => CLK,
```

```
RESET => RESET,
    START => START,
    --WE => ReadWrite Connect,
    ALU OP => ALUOp Connect,
    B INV => Binv Connect,
    CIN => Cin Connect,
    A SEL => ASel Connect,
    B SEL => BSel Connect,
      EN ABCD => EN ABCD Connect,
      Instr_OP_S3 => Instr_OP_S3_Connect
    );
end structural;
Datapath.vhd
library IEEE;
use IEEE.std_logic_1164.all;
use work.sm16 types.all;
-- datapath Entity Description
-- Adapted from Dr. Michael Crocker's Spring 2013 CSCE 385 Lab 4 at Pacific Lutheran
University
entity datapath is
  port( CLK : in std logic;
```

```
RESET: in std_logic;
-- I/O with Data Memory
DATA IN : out sm16 data;
DATA_OUT : in sm16_data;
DATA_ADDR: out sm16_address;
-- I/O with Instruction Memory
INSTR_OUT : in sm16_data;
INSTR_ADDR : out sm16_address;
-- OpCode sent to the Control
INSTR_OP : out sm16_opcode;
-- Control Signals to the ALU
ALU_OP: in std_logic_vector(1 downto 0);
B_INV : in std_logic;
```

-- Control Signals from the Accumulator

--ZERO\_FLAG : out std\_logic;

CIN : in std\_logic;

--NEG\_FLAG : out std\_logic;

```
-- ALU Multiplexer Select Signals
     A_SEL: in std_logic;
     B SEL: in std logic;
     --PC_SEL : in std_logic;
     -- Enable Signals for all registers
     --EN A : in std logic;
     EN PC: in std logic;
        EN_ABCD : in std_logic;
        EN_InstrWord : in std_logic;
        EN_OPCODE : in std_logic;
     EN_Immediate: in std_logic;
        EN_DATA : in std_logic;
        EN_RegVal : in std_logic;
        EN_REG : in std_logic;
        Instr_OP_S2 : out sm16_opcode;
        Instr_OP_S3 : out sm16_opcode
        );
end datapath;
```

-- datapath Architecture Description

```
-- declare all components and their ports
component reg is
  generic( DWIDTH : integer := 8 );
  port( CLK : in std_logic;
     RST: in std_logic;
     CE: in std_logic;
     D: in std_logic_vector( DWIDTH-1 downto 0 );
     Q: out std_logic_vector( DWIDTH-1 downto 0 ) );
end component;
component alu is
  port( A : in sm16_data;
     B: in sm16_data;
     OP : in std_logic_vector(1 downto 0);
     D: out sm16_data;
     CIN: in std_logic;
     B_INV : in std_logic);
end component;
component adder is
```

```
port( A : in sm16_address;
     B: in sm16 address;
     D: out sm16_address);
end component;
component mux2 is
  generic( DWIDTH : integer := 16 );
  port( IN0 : in std logic vector( DWIDTH-1 downto 0 );
     IN1: in std logic vector( DWIDTH-1 downto 0);
     SEL: in std_logic;
     DOUT: out std_logic_vector( DWIDTH-1 downto 0 ));
end component;
component ABCDRegFile is
    port( CLK: in std_logic;
       RESET: in std_logic;
    -- ABCD*
       RD_REG: in std_logic_vector(1 downto 0); -- Which register to read and output
     REG_OUT: out sm16_data;
     ABCD WE: in std logic; -- Write enable signal
     WR REG: in std logic vector(1 downto 0); -- Which register to write to
```

```
REG_IN : in sm16_data);
  end component;
  component zero extend is
    port( A : in sm16_address;
        Z : out sm16_data);
  end component;
  --component zero_checker is
    --port( A : in sm16_data;
        --Z : out std_logic);
  --end component;
  signal zero_16 : sm16_data := "0000000000000000";
  signal alu_a, alu_b, alu_out : sm16_data;
  signal pc_out, pc_in : sm16_address;
  signal a_out, immediate_zero_extend_out: sm16_data;
  signal adder_out : sm16_data;
  signal instr_word_out, immediate_out, the_data_out, reg_value_out, reg_value_in:
sm16_data;
  signal reg_out: std_logic_vector(1 downto 0);
begin
```

```
InstrWord: reg generic map ( DWIDTH => 16)
     port map (
     CLK \Rightarrow CLK,
     RST => RESET,
     CE => EN_InstrWord,
     D => INSTR_OUT,
     Q => instr_word_out
     );
TheOpcode: reg generic map (DWIDTH => 4)
     port map (
     CLK \Rightarrow CLK,
     RST \Rightarrow RESET,
     CE => EN_OPCODE,
     D => instr_word_out(15 downto 12),
     Q \Rightarrow Instr_OP_S3
     );
TheImmediate: reg generic map (DWIDTH => 16)
     port map (
     CLK \Rightarrow CLK,
     RST \Rightarrow RESET,
     CE => EN_Immediate,
```

```
D => immediate_zero_extend_out,
     Q => immediate_out
     );
TheData: reg generic map (DWIDTH => 16)
     port map (
     CLK \Rightarrow CLK,
     RST \Rightarrow RESET,
     CE \Rightarrow EN_DATA,
     D \Rightarrow DATA_OUT,
     Q => the_data_out
     );
RegVal: reg generic map ( DWIDTH => 16)
     port map (
     CLK \Rightarrow CLK,
     RST \Rightarrow RESET,
     CE => EN_RegVal,
     D => reg_value_in,
     Q => reg_value_out
     );
```

TheReg: reg generic map (DWIDTH => 2)

```
port map (
  CLK \Rightarrow CLK,
    RST \Rightarrow RESET,
    CE \Rightarrow EN REG,
    D => instr_word_out(11 downto 10),
    Q => reg_out
    );
ABCD_RegFile : ABCDRegFile port map (
  CLK \Rightarrow CLK,
    RESET => RESET,
    RD_REG => instr_word_out(11 downto 10),
  REG_OUT => reg_value_in,
  ABCD_WE => EN_ABCD,
  WR_REG => reg_out,
  REG_IN => alu_out
    );
TheAlu: alu port map (
  A => alu_a,
     => alu_b,
  В
  OP => ALU OP,
```

```
D => alu_out,
  CIN \Rightarrow CIN,
  B_INV \Rightarrow B_INV
  );
PCadder: adder port map (
     A => pc_out,
     B => "000000001",
     D => adder_out(9 downto 0)
     );
Amux: mux2 generic map ( DWIDTH => 16 )
  port map (
   IN0 => zero_16, -- 00
  IN1 => reg_value_out, -- 01
   SEL \Rightarrow A\_SEL,
   DOUT => alu_a
   );
Bmux: mux2 generic map ( DWIDTH => 16 )
  port map (
  IN0 => the_data_out, -- 00
   IN1 => immediate_out, -- 01
```

```
SEL \Rightarrow B\_SEL,
  DOUT => alu b
  );
--PCmux: mux2 generic map ( DWIDTH => 10 )
  --port map (
  --IN0 => adder out(9 downto 0), -- 00
  --IN1 => alu_out(9 downto 0), -- 01
  --SEL => PC_SEL,
  --DOUT => pc_in
  --);
ProgramCounter: reg generic map ( DWIDTH => 10 )
  port map (
  CLK \Rightarrow CLK,
  RST \Rightarrow RESET,
  CE \Rightarrow EN_PC,
  D => adder_out(9 downto 0),
  Q \Rightarrow pc out
  );
--Accumulator: reg generic map ( DWIDTH => 16 )
  --port map (
```

```
--CLK \Rightarrow CLK,
 -- RST => RESET,
 -- CE => EN A,
 -- D => alu_out,
 -- Q => a_out
 -- );
ImmediateZeroExt: zero_extend port map (
  A => instr_word_out(9 downto 0),
  Z => immediate_zero_extend_out
  );
--ZeroCheck: zero_checker port map (
  --A => a_out,
  --Z => ZERO_FLAG
  --);
--NEG_FLAG <= alu_out(15);
DATA_IN <= reg_value_in;
DATA_ADDR <= instr_word_out(9 downto 0);
```

```
Instr_OP_S2 <= instr_word_out(15 downto 12);</pre>
```

end structural;