1

```
module control unit( input[2:0] opcode,
 2
                                  input reset,
 3
                                  output reg reg dst, mem to reg,
 4
                                  output reg jump, branch, mem read, mem write, alu src, reg write
 5
 6
      always @(*)
 7
      begin
 8
           if(reset == 1'b1) begin
 9
                      reg dst = 1'b0; //0
10
                      mem to reg = 1'b0;
11
                      jump = 1'b0;
12
                      branch = 1'b0;
13
                      mem read = 1'b0;
14
                      mem write = 1'b0;
15
                      alu src = 1'b0;
16
                      reg write = 1'b0;
17
           end
18
           else begin
19
           case (opcode)
20
         3'b000: begin
                         reg dst = 1'b1; // R-type
21
                         mem to reg = 1'b0;
22
                         jump = 1'b0;
23
                         branch = 1'b0;
24
                         mem read = 1'b0;
25
                         mem write = 1'b0;
26
                         alu src = 1'b0;
27
                         reg write = 1'b1; // 28/7
28
                  end
29
          3'b010: begin
                           // LB //0
30
                         reg dst = 1'b0;
31
                         mem to reg = 1'b1;
32
                         jump = 1'b0;
33
                         branch = 1'b0;
34
                         mem read = 1'b1;
35
                         mem write = 1'b0;
36
                         alu src = 1'b1;
37
                         reg write = 1'b1;
38
                  end
39
         3'b011: begin
                           // SB
40
                         reg dst = 1'b0;
41
                         mem to reg = 1'b0;
                         jump = 1'b0;
42
43
                         branch = 1'b0;
44
                         mem read = 1'b0;
45
                         mem write = 1'b1;
46
                         alu src = 1'b1;
47
                         reg write = 1'b0;
48
                  end
49
         3'b001: begin
                           // Addi
50
                         reg dst = 1'b0;
51
                         mem to reg = 1'b0;
52
                         jump = 1'b0;
53
                         branch = 1'b0;
54
                         mem read = 1'b0;
55
                         mem write = 1'b0;
56
                         alu src = 1'b1;
57
                         reg write = 1'b1;
58
                          //
59
                  end
60
        3'b100: begin
                           //beq //0
61
                         reg dst = 1'b0;
```

end

endcase

end

endmodule

end

89

90

91

92 93

94

control\_unit.v

Project: mips8

Revision: mips8