

```
1  module control_unit( input[2:0] opcode,
2                      input reset,
3                      output reg reg_dst,mem_to_reg,
4                      output reg jump,branch,mem_read,mem_write,alu_src,reg_write
5
6  );
7  always @(*)
8  begin
9      if(reset == 1'b1) begin
10         reg_dst = 1'b0; //0
11         mem_to_reg = 1'b0;
12         jump = 1'b0;
13         branch = 1'b0;
14         mem_read = 1'b0;
15         mem_write = 1'b0;
16         alu_src = 1'b0;
17         reg_write = 1'b0;
18     end
19     else begin
20         case(opcode)
21         3'b000: begin reg_dst = 1'b1; // R-type
22                     mem_to_reg = 1'b0;
23                     jump = 1'b0;
24                     branch = 1'b0;
25                     mem_read = 1'b0;
26                     mem_write = 1'b0;
27                     alu_src = 1'b0;
28                     reg_write = 1'b1; // 28/7
29                 end
30         3'b010: begin // LB //0
31                     reg_dst = 1'b0;
32                     mem_to_reg = 1'b1;
33                     jump = 1'b0;
34                     branch = 1'b0;
35                     mem_read = 1'b1;
36                     mem_write = 1'b0;
37                     alu_src = 1'b1;
38                     reg_write = 1'b1;
39                 end
40         3'b011: begin // SB
41                     reg_dst = 1'b0;
42                     mem_to_reg = 1'b0;
43                     jump = 1'b0;
44                     branch = 1'b0;
45                     mem_read = 1'b0;
46                     mem_write = 1'b1;
47                     alu_src = 1'b1;
48                     reg_write = 1'b0;
49                 end
50         3'b001: begin // Addi
51                     reg_dst = 1'b0;
52                     mem_to_reg = 1'b0;
53                     jump = 1'b0;
54                     branch = 1'b0;
55                     mem_read = 1'b0;
56                     mem_write = 1'b0;
57                     alu_src = 1'b1;
58                     reg_write = 1'b1;
59                     //
60                 end
61         3'b100: begin //beq //0
62                     reg_dst = 1'b0;
```

```
62         mem_to_reg = 1'b0;
63         jump = 1'b0;
64         branch = 1'b1;
65         mem_read = 1'b0;
66         mem_write = 1'b0;
67         alu_src = 1'b0;
68         reg_write = 1'b0;
69     end
70     3'b101: begin        //jump
71         reg_dst = 1'b0;
72         mem_to_reg = 1'b0;
73         jump = 1'b1;
74         branch = 1'b0;
75         mem_read = 1'b0;
76         mem_write = 1'b0;
77         alu_src = 1'b0;
78         reg_write = 1'b0;
79     end
80     default: begin
81         reg_dst = 1'b1;
82         mem_to_reg = 1'b0;
83         jump = 1'b0;
84         branch = 1'b0;
85         mem_read = 1'b0;
86         mem_write = 1'b0;
87         alu_src = 1'b0;
88         reg_write = 1'b1;
89     end
90 endcase
91 end
92 end
93 endmodule
94
```