
Lab 1: Common-Source Amplifiers

Student Name: Deniz Uzun

Student Number: 1006035005


Preparation



- Design common-source amplifiers for the criteria shown in Table 1. Perform hand analysis to fill in the blanks in Table 1 using the device parameters shown in Table 2. Be careful the design procedures given above are for NMOS common-source amplifier. You may need some modifications in the equations for the PMOS common-source amplifier.

Table 1: Hand analysis table



V_{DD} (V)	Type	Gain	Swing (V_{PP})	V_{ov} (V)	I_D (A)	gm (A/V)	V_o (V)	R_D (Ω)	A_v (V/V)
5.0	NMOS	-	Max	0.667	1m	3m	2.833	2165	-6.46
5.0	PMOS	-	Max	0.69	0.5m	1.45m	2.155	4310	-6.42
1.2	NMOS	Max	0.2	0.472	0.5m	2.119m	0.571	1256	-2.66


3. Perform a DC operating point simulation for the amplifiers designed above. Note that the transistor models used in simulation are far more complicated and accurate than the simple square law used for hand analysis. Therefore, some deviation from the hand analysis comes with no surprises.





- Perform a DC sweep to plot V_o , ID , and $dV_o/dV_i (= Av)$ versus V_i in the same plot window. V_i should be swept from 0 V to V_{DD} .





5. In the plots green represents V_{out} , red represents $A_v = d(V_{out})/d(V_{in})$ and blue represents I_{D} .

Plot 1: (at $I_D = 1\text{mA}$)

$$V_{in} = 1.377 \text{ V}$$

$$V_{out} = 2.7268 \text{ V}$$

$$V_{swing} = V_{dd} - V_{ov} = V_{dd} - V_{in} = 5 - 1.38 = 3.62 \text{ V}$$

Plot 2: (at $I_D = 0.5\text{mA}$)

$$V_{in} = 3.66 \text{ V}$$

$$V_{out} = 0.653 \text{ V}$$

$$V_{swing} = V_{dd} - V_{ov} = 5 - 0.69 = 4.31 \text{ V}$$


Plot 3: (at $I_D = 0.5 \text{ mA}$)

$$V_{in} = 1.182 \text{ V}$$


$$V_{out} = 0.52 \text{ V}$$

$$V_{swing} = V_{dd} - V_{ov} = 4.48 \text{ V}$$


6. Perform a transient simulation to show V_o versus time. Use a sinusoidal voltage source at 1 kHz with 10-mVpp amplitude as the input source. Make sure that the input and thus the output are biased at the voltages found in the previous step. Verify the small-signal gain found in the previous step.



Plot 1: Small signal gain A_v is approximately -4.837 V/V.



Plot 2: Small signal gain A_v is approximately -6.4 V/V.



Plot 3: Small signal gain A_v is approximately -2.044 V/V.


Contents up to this page will be graded within 30 minutes of the start of the lab period.

Lab - Part II: Common-Source Amplifier Implementation

1. Measuring V_o versus V_i

Sketch a V_o versus V_i curve (or a picture of oscilloscope display) and label important points.

As we increase V_{in} V_{out} decreases. For a specific V_{in} we can find the corresponding V_{out} by using a cursor and vice versa.



Determine and record the input and output bias voltage that meets the I_D requirement in Table 1 and calculate the small-signal gain around that point.

V_{DD} (V)	Type	Gain	Swing (V_{PP})	I_D (A)	V_i (V)	V_o (V)	A_v (V/V)
5.0	NMOS	-	Max	1m	1.41V	2.27 V	-6.04
5.0	PMOS	-	Max	0.5m	-	-	-


How does this compare with the simulation and hand analysis?

The results follow the finding of the simulation and hand analysis. The small differences could have been caused by approximation errors, noise and device accuracy.

2. Sinusoid testing

Put a picture showing both the input and output on the oscilloscope.

Instead of the triangle wave, we would have observed a sinusoidal waveform in the output. As we did not have enough time we have included our results for the triangular input waveform and its corresponding results.



How does the gain compare with hand analysis and simulation?