

ECSE 222: Lab 2 Report
Describing Sequential Circuits in VHDL

Group #48
Section 007
Dafne Culha (260785524)
Cheng Lin (260787697)

Table of Contents

I	Introduction
II	Counter
	II.I Counter design
	II.II Counter simulation
III	Clock divider
	III.I Divider design
	III.II Divider simulation
IV	Stopwatch
	IV.I Stopwatch design
	IV.II Stopwatch testing
V	FPGA Resource Utilization
VI	RLT Schematic of Stopwatch
VII	Conclusion

I Introduction

This laboratory experiment gave us a better understanding of sequential circuits, Intel's Quartus Prime software, and the ModelSim software through the programming of a counter, clock divider, stopwatch. We used the VHDL language, Quartus Prime's Test Bench Template Writer, ModelSim, and an Altera board to produce the circuits required. The final product was a programmed Altera DE1-SoC board that counts centiseconds, seconds, and minutes and can be stopped, started, and reset using pushbuttons.

II Counter

The first circuit we designed was a 4-bit up-counter that counts values from 0 to 15. This counter accepts three inputs (an active high enable, an asynchronous active low reset, and a clock). This is a sequential circuit because the counter must store its value from the previous clock cycle to increment upwards each period. The output of the clock is a 4-bit vector that stores the count.

II.I Counter design

To begin, we created the entity declaration for the counter, specifying the four inputs/outputs of the circuit.

```
12  --declare counter entity with three boolean inputs (enable, reset, clk)
13  --and one 3-bit vector output (count)
14
15  entity g48_counter is
16  port (enable : in std_logic;
17        reset  : in std_logic;
18        clk    : in std_logic;
19        count   : out std_logic_vector(3 downto 0)
20        );
21  end g48_counter;
```

Next, in the architecture of the counter, we declared a temporary 4-bit vector, count_temp, that would store the count value from the previous clock cycle.

```
23  --declare architecture for counter
24  architecture behaviour of g48_counter is
25
26      --create signal to hold current count value which will be assigned to the output vector count
27      signal count_temp : std_logic_vector(3 downto 0) := "0000";
28  end architecture;
```

Finally, in the second part of the architecture (below), we created a process that includes the clock and reset inputs as variables on its sensitivity list. This means that the process will execute when there is a change in either of those values. The clock is on the sensitivity list because the counter should increment up every clock cycle; the reset value is on the list because it is an asynchronous signal.

Within the process, we first check if the reset input is active (equals 0) and restart the count_temp accordingly. Otherwise, if clock has a rising edge and our enable input is equal to 1, we increment count_temp by 1.

```

29 begin
30     --declare a process block since this is a sequential circuit
31     --define clk and reset in sensitivity list as variables we keep track of
32     --all other variables are synchronized with clk so we don't list them
33     Process(clk, reset) begin
34
35         --check the value of reset first because it is an asynchronous signal (takes priority)
36         if(reset = '0') then
37             count_temp <= "0000"; --restart count if reset = 0
38
39         --check for rising edge of clk
40         elsif(rising_edge(clk)) then
41
42             --check if enable is on (enable is active high)
43             --add one to count if enable = 1
44             if(enable = '1') then
45                 count_temp <= std_logic_vector(unsigned(count_temp) + 1);
46             else
47                 count_temp <= count_temp; --if enable = 0, do nothing
48             end if;
49         end if;
50     end Process;
51
52     --assign count_temp to count
53     --(this is outside process block because this wiring is always non-sequential)
54     count <= count_temp;
55
56 end behaviour;

```

Lastly, outside of the process block, we connect the output with our intermediate count_temp signal.

II.II Counter simulation


We used ModelSim to test our counter and simulate the values of inputs and outputs over time. We compiled our .vhd file in Quartus Prime and added the same file to ModelSim. Then, we used Quartus Prime's Testbench Template Writer to create a testbench file and added simulation processes to run on ModelSim.

As shown below, we used the init process in the .vht file to loop over the values of clk every 20 ns. We programmed clk to flip every 10 ns because a clock with a period of 20 ns adequately mimics the Altera board's 50 MHz clock. The figure below illustrates the signal waveform generated by the .vht file on ModelSim. It can be seen that clk increments each cycle.

```

init : PROCESS
BEGIN
    clk <= '1';
    WAIT FOR 10ns;
    clk <= '0';
    WAIT FOR 10ns;
END PROCESS init;

```



We then used a clock_test process to test count, enable and reset functionalities of the counter. We set the initial values for reset and enable as '1'.

```

67  --test clock's reset, enable, and counting functionalities
68  clock_test : PROCESS
69  BEGIN
70      --set initial values
71      reset <= '1';
72      enable <= '1';
73      WAIT FOR 33ns;
74
75      --test enable
76      enable <= '0';
77      WAIT FOR 37ns;
78      enable <= '1';
79      WAIT FOR 38ns;
80
81      --test reset
82      reset <= '0';
83      WAIT FOR 17ns;
84      reset <= '1';
85
86      --test counting
87      WAIT FOR 100ns;
88
89  WAIT;
90  END PROCESS clock_test;

```

The first part of this process tests the enable input and is shown below. It can be seen from the waveform that the enable input properly controls whether the count values are being incremented or not. When enable is 1, the counter increments; when enable is 0, the counter does not change.

```

75      --test enable
76      enable <= '0';
77      WAIT FOR 37ns;
78      enable <= '1';
79      WAIT FOR 38ns;

```




The second part of the process tests the reset input and up-counter overall. The waveform below illustrates that the reset is working properly because the count value becomes 0000 when the reset is low (equal to 0). When the reset value is high, the count value increments at the rising edge of the clk variable, confirming that the up-counter is functioning overall.

```

81          --test reset
82          reset <= '0';
83          WAIT FOR 17ns;
84          reset <= '1';
85
86          --test counting
87          WAIT FOR 100ns;

```



III Clock Divider

The second circuit we built was a clock divider: a down-counting circuit that asserts an output of 1 for every 500 000 cycles completed by an external clock. Effectively, given the DE1-SoC board's 50 MHz PLL clock, the clock divider would output a 1 every 10 milliseconds. It also accepts active high enable and active low reset inputs to pause and restart the divider's internal variables. Like the counter, the clock divider is a sequential circuit because it requires values stored from previous cycles to operate. In particular, each clock cycle saves its internal down-counting signal to be used in the following cycle's calculations.

III.I Divider design

To begin, we declared the clock divider's entity, which accepts an enable, reset, and clock input and returns an en_out variable (that will become 1 every 10 milliseconds). We also declare a generic time factor, $T = 500\,000$ to be used when resetting the internal clock divider signal. The value of T was calculated using the FPGA board's clock frequency of 50 MHz and the fact that we want en_out to become 1 every 10 milliseconds.

```

10  --declare clock divider entity with three boolean inputs (enable, reset, clk)
11  --and one boolean output (en_out)
12
13  entity g48_clock_divider is
14  --declare a time factor, T
15  --Because 10 milliseconds elapses 500000 PLL events, a change in clk occurs every 500000 PLL events
16  Generic (constant T : integer := 500000
17  );
18
19  Port (enable : in std_logic;
20        reset : in std_logic;
21        clk : in std_logic;
22        en_out : out std_logic
23  );
24  end g48_clock_divider;
25

```

For the architecture of the clock divider, we defined two internal signals: a T_temp to store the present value of the divider's down counter, and an en_out_temp to store the present value of the circuit's output. The T_temp variable is initiated at 499 999, the beginning of the counting sequence.

```

26  --create architecture for clock divider
27  architecture behaviour of g48_clock_divider is
28
29      --create signal to hold current count value
30      --create signal to hold temporary en_out value
31      signal T_temp : integer := T-1;
32      signal en_out_temp : std_logic := '0';
33

```

Next, we create a process that is sensitive to the clock and reset inputs. These variables are included on the sensitivity list because the clock divider needs to respond to any changes in those two variables. The reset button appears first in the logic because it is an asynchronous signal. When it equals 0, the T_temp value restarts its counting sequence from 499 999 again.

```

38  Process(clk, reset) begin
39
40      --check the value of reset first because it is an asynchronous signal (takes priority)
41      --reset is active low
42      if(reset = '0') then
43          T_temp <= T-1; --if reset = 0, restart T_temp
44          en_out_temp <= '0';
45

```

Alternatively, if the circuit reaches a rising clock edge, we first check if the enable input equals 1, and decrement T_temp if that is the case. We then check if T_temp has reached zero, and assert an output of 1 if it has. When T_temp becomes 0, we also restart the circuit with T_temp = 499 999.

```

46 | --check for rising edge
47 | elsif(rising_edge(clk)) then
48 |
49 |     --check if enable is on (enable is active high)
50 |     if(enable = '1') then
51 |         T_temp <= T_temp - 1; --if enable = 1, decrease count
52 |     else
53 |         T_temp <= T_temp; --if enable = 0, do nothing
54 |     end if;
55 |
56 |     --check value of T_temp
57 |     if(T_temp > 0) then
58 |         en_out_temp <= '0';
59 |     else
60 |         en_out_temp <= '1'; --if T_temp = 0, output 1 and restart count
61 |         T_temp <= T-1;
62 |     end if;
63 | end if;
64 |
65 | end Process;
66 |

```

Lastly, at the end of the architecture, we assign the output variable en_out to the intermediate output signal, en_out_temp.

```

65 | end Process;
66 |
67 | --assign en_out_temp to en_out
68 | en_out <= en_out_temp;
69 |
70 | end behaviour;


```

We designed the clock divider circuit using T_temp as the down-counter variable stored in our register. We chose to *decrement* T_temp rather than increment it since it makes the circuit simpler. We need to check the value of T_temp to decide if we assert an en_out of 1 or 0 at the end of each process loop. When we use a down-counter, we check if T_temp equals 0, whereas when we use an up-counter, we check if T_temp equals 499999. Obviously, a circuit that checks if T_temp equals 0 is simpler than a circuit that checks if T_temp equals 499999.

In terms of modularity, our down-counting clock divider circuit is easier to integrate with a clock input that may not be 50 MHz (like the Altera board's is), or a design configuration that requires a clock divider for every 100 milliseconds instead of every 10. In a down-counter, changing the generic constant T only changes what T_temp is reset to. Alternatively, if we were to use an up-counter circuit, changing the constant T would also change the upper limit we check for at the end of each process loop. This requires a change in the entire circuit that completes the check. Requiring such hardware changes makes an up-counting clock divider incompatible with other design needs.

III.II Divider simulation

We used ModelSim to test our clock divider and simulate the values of inputs and outputs over time. We compiled our .vhd file on Quartus, added the same file to ModelSim, and used the Quartus Testbench Template Writer to create an empty testbench file for the clock divider. We then added simulation processes to the .vht file and simulated it using ModelSim. A complete summary of our simulation plot can be found below.



Firstly, we used the init process below to run a clock loop every 20ns. The value of clk was set to flip every half period of 10 ns because the FPGA's clock works at a frequency of 50 MHz, or 20 ns per period.

```

58  --init process to loop clock values
59  init : PROCESS
60  BEGIN
61      clk <= '1';
62      WAIT FOR 10ns;
63      clk <= '0';
64      WAIT FOR 10ns;
65  END PROCESS init;

```

Then, we used a clock_divider_test process to test enable, reset and counting functionalities of the clock divider. We set initial values of reset and enable as '1'.

```

70  clock_divider_test : PROCESS
71  BEGIN
72      --set initial values
73      reset <= '1';
74      enable <= '1';
75      WAIT FOR 33ns;

```

To test enable, we set its value to zero. Enable controls the storage of count values and it can be seen from the waveform that the count value (T_temp) is no longer decremented when enable is 0. Conversely, when we set enable back to '1', it can be seen that T_temp counts down.

```

77      --test enable
78      enable <= '0';
79      WAIT FOR 37ns;
80      enable <= '1';
81      WAIT FOR 38ns;
--

```





Fig. 1: High-level architecture of the stopwatch circuit.

IV.I Stopwatch design

The stopwatch circuit design begins with the entity declaration, which establishes the four stopwatch inputs (start, stop, reset, clk) and the six 7-bit vector outputs.

```

11  --entity declaration for stopwatch
12  --stopwatch takes in four inputs from FPGA board (start, stop, rest, and clk) and outputs to six 7-segment LEDs
13  entity g48_stopwatch is
14  |
15  |   Port (start : in std_logic;
16  |         stop  : in std_logic;
17  |         reset  : in std_logic;
18  |         clk    : in std_logic;
19  |         HEX0   : out std_logic_vector(6 downto 0);
20  |         HEX1   : out std_logic_vector(6 downto 0);
21  |         HEX2   : out std_logic_vector(6 downto 0);
22  |         HEX3   : out std_logic_vector(6 downto 0);
23  |         HEX4   : out std_logic_vector(6 downto 0);
24  |         HEX5   : out std_logic_vector(6 downto 0);
25  |         );
26  | end g48_stopwatch;
27

```

Next, we import the clock divider, counter, and 7 segment decoder components into our architecture.

```

28  --create architecture for stopwatch
29  architecture behaviour of g48_stopwatch is
30  |
31  |   --import the clock divider component
32  |   component g48_clock_divider is
33  |   |   Port(enable : in std_logic;
34  |   |         reset  : in std_logic;
35  |   |         clk    : in std_logic;
36  |   |         en_out : out std_logic);
37  |   end component g48_clock_divider;
38  |
39  |   --import counter component
40  |   component g48_counter is
41  |   |   Port(enable : in std_logic;
42  |   |         reset  : in std_logic;
43  |   |         clk    : in std_logic;
44  |   |         count  : out std_logic_vector(3 downto 0));
45  |   end component g48_counter;
46  |
47  |   --import 7 seg decoder component
48  |   component g48_7_segment_decoder is
49  |   |   Port( code : in std_logic_vector(3 downto 0);
50  |   |         segments : out std_logic_vector(6 downto 0));
51  |   end component g48_7_segment_decoder;
52

```

We then instantiate a variety of signals: six signals that hold the temporary count values for each digit; an enable signal that will be controlled by the start/stop inputs; a signal for the clock divider's output; six signals that control the reset for each of digit; and five signals that control the enable for each digit (excluding digit 0).

```

53  --create signal to hold current count values for each digit (inputs to HEX0-HEX5)
54  signal count_temp0 : std_logic_vector(3 downto 0) := "0000";
55  signal count_temp1 : std_logic_vector(3 downto 0) := "0000";
56  signal count_temp2 : std_logic_vector(3 downto 0) := "0000";
57  signal count_temp3 : std_logic_vector(3 downto 0) := "0000";
58  signal count_temp4 : std_logic_vector(3 downto 0) := "0000";
59  signal count_temp5 : std_logic_vector(3 downto 0) := "0000";
60
61  --create signal to hold enable for stopwatch (controlled by the start/stop inputs)
62  signal enable_stopwatch : std_logic := '0';
63
64  --create signal to hold output of clock divider
65  signal en_out_divider : std_logic := '0';
66
67  --create signals for reset input of each counter (active low)
68  signal reset0 : std_logic := '1';
69  signal reset1 : std_logic := '1';
70  signal reset2 : std_logic := '1';
71  signal reset3 : std_logic := '1';
72  signal reset4 : std_logic := '1';
73  signal reset5 : std_logic := '1';
74
75  --create signals for enable input of each counter (active high)
76  --(not including counter0 because it takes in the stopwatch's enable input)
77  signal enable1 : std_logic := '0';
78  signal enable2 : std_logic := '0';
79  signal enable3 : std_logic := '0';
80  signal enable4 : std_logic := '0';
81  signal enable5 : std_logic := '0';

```

Next, we instantiate one clock divider and six instances of our counter circuit. We need six counters because we have six distinct digits, each keeping track of a different values in our counting sequence. In particular, one digit counts centiseconds, one counts deciseconds, one counts seconds, and so on. As a result, we need six components that store and increment count values independently of each other.

It is also key to note that while all counters use the *output* of the clock divider as their clock *input*, each counter has its own reset and enable inputs. The enable inputs of each counter become 1 when the previous digit reaches its maximum capacity and resets. This means that when one digit hits a 9 (or 5), the following digit will increment in the next cycle when the 9 (or 5) resets. The incrementing of the next digit allows us to store the carry out from the increase.

```

83 | begin
84 |
85 |   --create clock divider
86 |   --clock divider is controlled by enable_stopwatch, rst, clk
87 |   --it outputs en_out_divider which acts as the clock for all other digits
88 |   clock_divider : g48_clock_divider PORT MAP(enable => enable_stopwatch,
89 |                                               reset => reset, clk => clk, en_out => en_out_divider);
90 |
91 |   --create 6 counters
92 |   --each counter outputs its count to count_temp[x] variable
93 |   counter0 : g48_counter PORT MAP(enable => enable_stopwatch, reset => reset0,
94 |                                   clk => en_out_divider, count => count_temp0);
95 |
96 |   counter1 : g48_counter PORT MAP(enable => enable1, reset => reset1,
97 |                                   clk => en_out_divider, count => count_temp1);
98 |
99 |   counter2 : g48_counter PORT MAP(enable => enable2, reset => reset2,
100 |                                   clk => en_out_divider, count => count_temp2);
101 |
102 |   counter3 : g48_counter PORT MAP(enable => enable3, reset => reset3,
103 |                                   clk => en_out_divider, count => count_temp3);
104 |
105 |   counter4 : g48_counter PORT MAP(enable => enable4, reset => reset4,
106 |                                   clk => en_out_divider, count => count_temp4);
107 |
108 |   counter5 : g48_counter PORT MAP(enable => enable5, reset => reset5,
109 |                                   clk => en_out_divider, count => count_temp5);
110 |

```

Within the process block, we keep track of the clock, start, stop, and reset variables. Because start, stop, and reset are all asynchronous, we check those values in our control flow first. Start and stop control the enable of the clock divider and digit 0, which in turn control the enables of the other digits. Therefore, our start/stop control flow allows the user to pause and restart the entire stopwatch.

```

111 |   --declare a process block since this is a sequential circuit
112 |   --define clk, start, stop and reset in sensitivity list as variables we keep track of
113 |   --all other variables are synchronized with clk
114 |   Process(clk, start, stop, reset) begin
115 |
116 |     --check value of start first because it is asynchronous (takes priority)
117 |     --start is active low
118 |     if(start = '0') then
119 |       enable_stopwatch <= '1'; --if start = 0, enable stopwatch
120 |
121 |     --check value of stop (active low)
122 |     elsif(stop = '0') then
123 |       enable_stopwatch <= '0'; --if stop = 0, turn enable off
124 |
125 |     --check value of reset (active low)
126 |     elsif(reset = '0') then
127 |       reset0 <= '0'; --if reset = 0, set all resets for each counter to 0
128 |       reset1 <= '0';
129 |       reset2 <= '0';
130 |       reset3 <= '0';
131 |       reset4 <= '0';
132 |       reset5 <= '0';
133 |

```

If no asynchronous signals are active and the clock is at a rising edge, the control flow checks to see if any digits have reached maximum capacity and need to be cleared in the next clock cycle. Digits at 9 (or 5) with all of its previous digits also at capacity will trigger the enable input of the *following* digit to become active. (We turn on the next digit's enable before the current digit is reset because the next digit needs one full cycle with an active enable to increment.) Then, when the current digit hits 10 (or 6), it resets for the next clock cycle. Because the clock cycle follows the FPGA 50 MHz clock, the 20 nanoseconds the digit is at 10 (or 6) will not be observable to users.

Below is a sample of the control flow of the circuit. All digits follow a similar if-statement structure as the one for digit 0.

```

134 | --check for rising edge
135 | elsif(rising_edge(clk)) then
136 |
137 |     --check if digit 0, 1, 2, 4, are 9 (need to be reset to 0)
138 |     --similarly, check if digit 3 and 5 are 5
139 |
140 |     --if digit 0 = 9, enable digit 1
141 |     --(digit 1 will count up during this one cycle, then be shut off)
142 |     if (count_temp0 = "1001") then
143 |         enable1 <= '1';
144 |         --the moment digit 0 hits 10, reset it
145 |         --(the duration of one cycle where count_temp0 = 10 is too small for us to see)
146 |     elsif (count_temp0 = "1010") then
147 |         reset0 <= '0';
148 |         enable1 <= '0';
149 |         --otherwise keep reset = 1 and enable = 0
150 |     else
151 |         reset0 <= '1';
152 |         enable1 <= '0';
153 |     end if;
154 |
155 |     --repeat same logic for digit 1
156 |     --digit 2 is only enabled if digit 0 and digit 1 are at their max
157 |     if (count_temp0 = "1001") and (count_temp1 = "1001") then
158 |         enable2 <= '1';
159 |     elsif (count_temp1 = "1010") then
160 |         reset1 <= '0'; --reset when count_temp1 = 10
161 |         enable2 <= '0';
162 |     else
163 |         reset1 <= '1';
164 |         enable2 <= '0';
165 |     end if;

```

Lastly, we instantiate the 7 segment decoders outside of the process block. Each decoder accepts a count_temp[x] vector and converts it to a 7-bit vector. These vectors are assigned to the outputs of HEX0 to HEX5.

```

210 | --assign inputs/outputs to decoders
211 |
212 | --decoder for counter 0
213 | decoder0: g48_7_segment_decoder PORT MAP(code => count_temp0,
214 |     segments => HEX0);
215 | --decoder for counter 1
216 | decoder1: g48_7_segment_decoder PORT MAP(code => count_temp1,
217 |     segments => HEX1);
218 | --decoder for counter 2
219 | decoder2: g48_7_segment_decoder PORT MAP(code => count_temp2,
220 |     segments => HEX2);
221 | --decoder for counter 3
222 | decoder3: g48_7_segment_decoder PORT MAP(code => count_temp3,
223 |     segments => HEX3);
224 | --decoder for counter 4
225 | decoder4: g48_7_segment_decoder PORT MAP(code => count_temp4,
226 |     segments => HEX4);
227 | --decoder for counter 5
228 | decoder5: g48_7_segment_decoder PORT MAP(code => count_temp5,
229 |     segments => HEX5);
230 |
231 | end behaviour;

```

IV.II Stopwatch testing

We tested the stopwatch's features using both ModelSim and the behaviour of the FPGA board.


As with previous simulations, we used the init process of the .vht to run a clock loop every 20 ns. To test the start, stop, and reset buttons of the clock, we observed the T_temp variable during the simulation. Initially, we set the values of reset, start and stop to '1'.

```

88  stopwatch_test : PROCESS
89  BEGIN
90      --set initial values
91      reset <= '1';
92      start <= '1';
93      stop <='1';
94
95      WAIT FOR 5ns;
96      --test start
97      start <= '0';
98      WAIT FOR 5ns;
99      start <='1';
100     WAIT FOR 5ns;
101
102     --test stop
103     stop <= '0';
104     WAIT FOR 5ns;
105     stop <='1';
106
107     --test reset
108     reset <= '0';
109     WAIT FOR 5ns;
110     reset <= '1';
111
112     --test counting
113  WAIT;

```

Then, we observe that T_temp *begins* counting (and enable_stopwatch becomes 1) when start is set to 0.



When we set the value of stop to '0', we observe that T_temp *stops* counting and enable_stopwatch becomes 0.

```

102     --test stop
103     stop <= '0';
104     WAIT FOR 5ns;
105     stop <='1';

```




Lastly, we can see the T_temp value reset when the reset becomes low.



```

107      --test reset
108      reset <= '0';
109      WAIT FOR 5ns;
110      reset <= '1';


```



We then simulated each of the 6 counters on ModelSim to check that each consecutive digit incremented when the previous one reached capacity.




Finally, we simulated each HEX variable to ensure the decoders are decoding each temp[x] value properly



We also tested the inputs with a programmed Altera FPGA and verified the outputs displayed by the board. We pushed the start button and waited to make sure all the seconds and minutes were displayed correctly. We also confirmed that the reset and stop buttons worked properly.


V FPGA Resource Utilization

Flow Summary	
 <<Filter>>	
Flow Status	Successful - Wed Mar 20 15:56:18 2019
Quartus Prime Version	18.0.0 Build 614 04/24/2018 SJ Lite Edition
Revision Name	g48_lab2
Top-level Entity Name	g48_stopwatch
Family	Cyclone V
Device	5CSEMA5F31C6
Timing Models	Final
Logic utilization (in ALMs)	76 / 32,070 (< 1 %)
Total registers	85
Total pins	46 / 457 (10 %)
Total virtual pins	0
Total block memory bits	0 / 4,065,280 (0 %)
Total DSP Blocks	0 / 87 (0 %)
Total HSSI RX PCSs	0
Total HSSI PMA RX Deserializers	0
Total HSSI TX PCSs	0
Total HSSI PMA TX Serializers	0
Total PLLs	0 / 6 (0 %)
Total DLLs	0 / 4 (0 %)


Logic utilization measures how much of the device is used to implement our circuit. As seen above, our compilation flow summary indicates that our logic utilization is less than 1%. This means that we have used very little of the board's total resources to implement our stopwatch.

VI RTL Schematic of stopwatch



Below are screenshots on the stopwatch's RTL schematic. All the green boxes in the diagram are components. There is 1 clock divider, 6 counters, and 6 decoders. Since a lot of these components are sequential, there are many registers, each represented by blue rectangular boxes. Finally, the multiplexers correspond to the if statements in our code and they are used to determine when reset and enables should be turned on.




To go into further detail, the RTL schematic has been split up into four sections. In this first section, the schematic illustrates the inputs of the stopwatch, the circuitry through which start/stop control the enable variable (the first part of the stopwatch's process loop), the clock divider, and two counters.



The second and third part of the schematic correspond to more counters and the registers that store their internal values. The components right after the counters labelled with red text check if the counters have reached their capacity of 9 (or 5) and need to be reset (lines 104-169 of the stopwatch .vhd file).



Lastly, the end of the schematic contains two more counters (for a total of 6) as well as the six 7-segment decoders that connect to the 7-segment LED displays. The port map for the 7-segment display inputs and outputs are at lines 177-194 of the stopwatch .vht file.



VII Conclusion

For this laboratory experiment, we designed a counter and a stopwatch in VHDL and simulated its components using ModelSim. We also downloaded our program onto an Altera board to physically test the circuit. Overall, this experiment gave us a better understanding of sequential logic circuits.