



DVID2, Evaluation board



Subsystem A

The two subsystems are electrically independent, except for the shared GND.

Subsystem B



| | | | |
|---|---|---|--------------------------------------|
| DVID2_EVB <small>Name of the board (or project)</small> | | A <small>Rev. no.</small> | 1 <small>BOM no.</small> |
| DVID2_EVB.SchDoc <small>Page title (file name)</small> | | 08/11/2024 <small>Date (D/M/YYYY)</small> | |
| - <small>Document number</small> | Justin MASSIOT <small>Drawn by</small> | Arnaud COURTY <small>Approved by</small> | 1 of 7 <small>Page number</small> |

This document is the sole property of Zentek. No reproduction allowed without written consent.


54

56


10/11/2024

Power + Reset


5V to 3.3V power conversion



General Reset control



JTAG prog. connector




<https://developer.arm.com/documentation/101416/0100/Hardware-Description/Target-Interfaces/Cortex-Debug--10-pin->

| ARM Cortex-M JTAG wiring recommendations | |
|--|---|
| -- | -- |
| TMS | Test Mode State pin — Use 100K Ohm pull-up resistor to VCC. |
| TDO | Test Data Out pin. — Use 100K Ohm pull-up resistor to VCC. |
| TDI | Test Data In pin — Use 100K Ohm pull-up resistor to VCC. |
| TCLK | Test CLocK pin — Use 100K Ohm pull-down resistor to GND. |
| VCC | Positive Supply Voltage — Power supply for JTAG interface drivers. |
| GND | Digital ground. |
| nRESET | nRESET pin — Connect this pin to the (active low) reset input of the target CPU. Use 100K Ohm pull-up resistor to VCC. This is an open-collector/open-drain output. |



This may conflict with the default pull-down on the ESP32's TDI pin!

ESP32 core




VDD_SDIO can be an output, but we don't use it as such:
"VDD_SDIO connects to the output of an internal LDO whose input is VDD3P3_RTC. When VDD_SDIO is connected to the same PCB net together with VDD3P3_RTC, the internal LDO is disabled automatically."

Diagram of a minimal system featuring an ESP32 (external Flash)




[Arduino ESP32] Don't use UART1 because it collides with the Flash! Use UART2 instead.

| Chip Pin | Off-Package Flash |
|-----------------|-------------------|
| SD_DATA_1/SPID | IO0/DI |
| SD_DATA_0/SPIQ | IO1/DO |
| SD_DATA_3/SPIWP | IO2/WP# |
| SD_DATA_2/SPIHD | IO3/HOLD# |
| SD_CMD | CS# |
| GND | VSS |
| VDD_SDIO | VDD |



Alternate part: ABM11AIG-40.000MHZ-4Z-T3
Alternate part: XRCGB40M000F1S1CR0



[Arduino ESP32] For the ESP32, the default pins for the I2C are SDA (GPIO21) and SCL (GPIO22).




Table 3-3. Chip Boot Mode Control

| Boot Mode | GPIO0 | GPIO2 |
|---------------------------------------|-------|-----------|
| SPI Boot Mode | 1 | Any value |
| Joint Download Boot Mode ² | 0 | 0 |

- ¹ Bold marks the default value and configuration.
² Joint Download Boot mode supports the following download methods:
- SDIO Download Boot
 - UART Download Boot

Table 3-1. Default Configuration of Strapping Pins

| Strapping Pin | Default Configuration | Bit Value |
|---------------|-----------------------|-----------|
| GPIO0 | Pull-up | 1 |
| GPIO2 | Pull-down | 0 |
| MTDI | Pull-down | 0 |
| MTDO | Pull-up | 1 |
| GPIO5 | Pull-up | 1 |

All strapping pins have latches. At system reset, the latches sample the bit values of their respective strapping pins and store them until the chip is powered down or shut down. The states of latches cannot be changed in any other way. It makes the strapping pin values available during the entire chip operation, and the pins are freed up to be used as regular IO pins after reset.



Peripherals




Table 9: JTAG Signal Source Control

| eFuse ^{1a} | eFuse ^{2b} | eFuse ^{3c} | GPIO15 JTAG Signal Source | |
|---------------------|---------------------|---------------------|---------------------------|--------------------------------------|
| 0 | 0 | 0 | Ignored | USB Serial/JTAG Controller |
| | | 1 | 0 | JTAG pins MTDI, MTCK, MTMS, and MTDO |
| 1 | 0 | 1 | 1 | USB Serial/JTAG Controller |
| | | 0 | Ignored | JTAG pins MTDI, MTCK, MTMS, and MTDO |
| 0 | 1 | Ignored | Ignored | USB Serial/JTAG Controller |
| 1 | 0 | Ignored | Ignored | USB Serial/JTAG Controller |
| 1 | 1 | Ignored | Ignored | JTAG is disabled |

^a eFuse 1: EFUSE_DIS_PAD_JTAG


^b eFuse 2: EFUSE_DIS_USB_JTAG

^c eFuse 3: EFUSE_JTAG_SEL_ENABLE

Table 7: Boot Mode Control

| Boot Mode | GPIO8 | GPIO9 |
|----------------------------------|--------------|-------------|
| Default Configuration | – (Floating) | 1 (Pull-up) |
| SPI Boot (default) | Any value | 1 |
| Download Boot | 1 | 0 |
| Invalid combination ¹ | 0 | 0 |


¹ This combination triggers unexpected behavior and should be avoided.



Typical ESP32-C6-WROOM usage

ATtiny ISP prog.

Powering the target through this connector is currently disallowed (VCC not wired).




Maximum current consumption:
- WiFi : 382mA ; transmission (802.11b, 1 Mbps, DSSS @ 20.5 dBm)
- BLE : 309mA ; transmission (LE @ 19.0 dBm)
- 802.15 : 302mA ; transmission (802.15.4 @ 19.0 dBm)




Power + Reset


5V to 3.3V power conversion



General Reset control



JTAG prog. connector




This may conflict with the default pull-down on the ESP32's TDI pin!

Powering the target from the programming probe is currently disallowed, thanks to a high value series resistor on VTref.

A OR resistor could be used instead, resulting in powering only the target core thanks to our "no back power" circuit. BE CAREFUL: In such case, some targets on the JTAG chain may not be powered up!

STM32 core



Peripherals




Table 9: JTAG Signal Source Control


| eFuse ^{1a} | eFuse ^{2b} | eFuse ^{3c} | GPIO15 JTAG Signal Source | |
|---------------------|---------------------|---------------------|---------------------------|--------------------------------------|
| 0 | 0 | 0 | Ignored | USB Serial/JTAG Controller |
| | | 1 | 0 | JTAG pins MTDI, MTCK, MTMS, and MTDO |
| 1 | 0 | Ignored | Ignored | JTAG pins MTDI, MTCK, MTMS, and MTDO |
| | | Ignored | Ignored | USB Serial/JTAG Controller |
| 1 | 1 | Ignored | Ignored | JTAG is disabled |

^a eFuse 1: EFUSE_DIS_PAD_JTAG
^b eFuse 2: EFUSE_DIS_USB_JTAG
^c eFuse 3: EFUSE_JTAG_SEL_ENABLE

Table 7: Boot Mode Control

| Boot Mode | GPIO8 | GPIO9 |
|----------------------------------|--------------|-------------|
| Default Configuration | – (Floating) | 1 (Pull-up) |
| SPI Boot (default) | Any value | 1 |
| Download Boot | 1 | 0 |
| Invalid combination ¹ | 0 | 0 |


¹ This combination triggers unexpected behavior and should be avoided.



Typical ESP32-C6-WROOM usage

ATtiny ISP prog.

Powering the target through this connector is currently disallowed (VCC not wired).



Maximum current consumption:
- WiFi : 382mA ; transmission (802.11b, 1 Mbps, DSSS @ 20.5 dBm)
- BLE : 309mA ; transmission (LE @ 19.0 dBm)
- 802.15 : 302mA ; transmission (802.15.4 @ 19.0 dBm)

