
Table of Contents

Α.	C	Create a New Project:	2
1	L.	Step 1 – create a new project and add VHDL files:	2
2	<u>'</u> .	Step 2 – Add project files:	4
3	š.	Step 3 – Code compilation:	5
4	١.	Step 4 – Synthesis results:	8
5	5.	Step 5 – Setting system constrains:	9
6	j.	Step 6 – Pin Planner Layout (See DE1-Standard user manual on pages 24-26):	10
7	7.	Step 7 – Full compilation (finding of $fmax$):	11
8	3.	Step 8 – Finding Critical Path Location:	12
	i.	i. Technology Map Viewer:	14
	i	ii. Resource Property Editor:	14
	i	iii. Chip Planner:	15
.9	9	Step 9 – Code Programming:	16
В.	١	Verification – Using Signal TAP:	19
1	L .	Block Diagram:	19
2	<u>.</u>	Using STP with a student activation license:	19
3	}.	Create a new STP file:	20
4	١.	Configurations (after expansion of the previous window):	21
5	.	Project Compilation and Programming (an eventually the Signals results):	24
C.	C	Changing the VHDL source files of the project:	26
D.	(Open Existing Project:	26

Quartus - Create or Open a Project

A. Create a New Project:

1. Step 1 – create a new project and add VHDL files:




< Back


Next >


Finish

Cancel

Help











Zoom in

2. Step 2 – Add project files:

a. <u>In order to open VHDL blank file use the next step (if you're using VHDL existing files, copy these files into project folder and skip to clause b):</u>





b. Add the project VHDL existing files:



3. Step 3 – Code compilation:

a. Set the compilation order and top level entity:






counter.vhd

```
library ieee;
use ieee.std logic 1164.all;
use IEEE.std logic unsigned.all;
entity counter is port (
    clk,enable : in std logic;
               : out std logic vector (7 downto 0));
end counter;
architecture rtl of counter is
    signal q int : std logic vector (31 downto 0):=x"000000000";
begin
    process (clk)
    begin
        if (rising_edge(clk)) then
           if enable = '1' then
                q int <= q int + 1;
           end if;
         end if;
    end process;
    q <= q int(31 downto 24); -- Output only 8MSB
end rtl;
```


Example application:

- 32bit behavioral counter with enable
- 8-bit MSB of counter output are connected to red LEDs (LEDR7-LEDR0)
- Enable connected to switch SW0
- 50MHz on board clock named CLOCK 50

b. Code compilation:




c. Start analysis and synthesis:





4. Step 4 – Synthesis results:

a. Synthesis RTL viewer:




b. Synthesis Map (Post-Fitting) viewer (LEs and FFs combination):






5. Step 5 – Setting system constrains:

a. Create the system constrains *.sdc file:



b. Add the *.sdc file to the project:



6. Step 6 – Pin Planner Layout (See DE1-Standard user manual on pages 24-26):




Table 3-5 Pin Assignment of Clock Inputs

Signal Name	FPGA Pin No.	Description	I/O Standard
CLOCK_50	PIN_AF14	50 MHz clock input	3.3V


Table 3-6 Pin Assignment of Slide Switches


Signal Name	FPGA Pin No.	Description	I/O Standard
SW[0]	PIN_AB30	Slide Switch[0]	Depend on JP3

Table 3-8 Pin Assignment of LEDs

14 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1						
Signal Name	FPGA Pin No.	Description	I/O Standard			
LEDR[0]	PIN_AA24	LED [0]	3.3V			
LEDR[1]	PIN_AB23	LED [1]	3.3V			
LEDR[2]	PIN_AC23	LED [2]	3.3V			
LEDR[3]	PIN_AD24	LED [3]	3.3V			
LEDR[4]	PIN_AG25	LED [4]	3.3V			
LEDR[5]	PIN_AF25	LED [5]	3.3V			
LEDR[6]	PIN_AE24	LED [6]	3.3V			
LEDR[7]	PIN_AF24	LED [7]	3.3V			


7. Step 7 – Full compilation (finding of f_{max}):







Explanation: In order Quartus IDE can calculate f_{max} the logic design parts must be wrapped by registers


8. Step 8 – Finding Critical Path Location:









i. Technology Map Viewer:





ii. Resource Property Editor:





iii. Chip Planner:





9. Step 9 – Code Programming:



















After compiling and verifying your design you are ready to program the FPGA on the development board. You download the SOF you just created into the FPGA using the USB — BlasterII circuitry on the board. Set up your hardware for programming using the following steps:





B. Verification - Using Signal TAP:


1. Block Diagram:



2. Using STP with a student activation license:





- Captures real time state of FPGA internal signals and pins (up to 200MHz)
- Connects to Quartus II through JTAG
- Do not require huge and expensive equipment
- Uses internal FPGA resources
 - Memory Blocks
 - Logic Elements
- Each time the captured signals list change the design must be recompiled




Signal TAP Features:


- Up to 1024 Data Channels
- Multiple Analyzers in One Device
 - Supports Analysis of Multiple Clock Domains
 - Each Analyzer Can Run Simultaneously
- Multiple Analyzers in One Device
- Up to 10 Trigger Levels Per Channel










3. Create a new STP file:






4. Configurations (after expansion of the previous window):









In case of more than one Trigger condition columns:


1) Between lines in the same column the operation is AND


Between columns the operation is OR.






5. Project Compilation and Programming (an eventually the Signals results):





C. Changing the VHDL source files of the project:



D. Open Existing Project:

