
Wave - Default
Msgs
/testbench/opcode_... 0000
/testbench/a_signal 1
/testbench/b_signal 1
/testbench/c_signal 1
/testbench/d_signal 1
/testbench/e_signal 1
/testbench/f_signal 1
/testbench/g_signal 0
/testbench/expecte... 1111110
0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111
1111110 0110000 1101101 1111001 0110011 1011011 1011111 1110000 1111111 1110011 1110111 0011111 1001110 0111101 1001111 1000111


Msgs
/testbench/opcode_... 0001
/testbench/a_signal 0
/testbench/b_signal 1
/testbench/c_signal 1
/testbench/d_signal 0
/testbench/e_signal 0
/testbench/f_signal 0
/testbench/g_signal 0
/testbench/expecte... 0110000
0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111
1111110 0110000 1101101 1111001 0110011 1011011 1011111 1110000 1111111 1110011 1110111 0011111 1001110 0111101 1001111 1000111


Wave - Default
Msgs
/testbench/opcode_... 0010
/testbench/a_signal 1
/testbench/b_signal 1
/testbench/c_signal 0
/testbench/d_signal 1
/testbench/e_signal 1
/testbench/f_signal 0
/testbench/g_signal 1
/testbench/expecte... 1101101
0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111
1111110 0110000 1101101 1111001 0110011 1011011 1011111 1110000 1111111 1110011 1110111 0011111 1001110 0111101 1001111 1000111


Msgs
/testbench/opcode_... 0011
/testbench/a_signal 1
/testbench/b_signal 1
/testbench/c_signal 1
/testbench/d_signal 1
/testbench/e_signal 0
/testbench/f_signal 0
/testbench/g_signal 1
/testbench/expecte... 1111001
0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111
1111110 0110000 1101101 1111001 0110011 1011011 1011111 1110000 1111111 1110011 1110111 0011111 1001110 0111101 1001111 1000111


Wave - Default
Msgs
/testbench/opcode_... 0100
/testbench/a_signal 0
/testbench/b_signal 1
/testbench/c_signal 1
/testbench/d_signal 0
/testbench/e_signal 0
/testbench/f_signal 1
/testbench/g_signal 1
/testbench/expecte... 0110011
0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111
1111110 0110000 1101101 1111001 0110011 1011011 1011111 1110000 1111111 1110011 1110111 0011111 1001110 0111101 1001111 1000111


Wave - Default
Msgs
/testbench/opcode_... 0101
/testbench/a_signal 1
/testbench/b_signal 0
/testbench/c_signal 1
/testbench/d_signal 1
/testbench/e_signal 0
/testbench/f_signal 1
/testbench/g_signal 1
/testbench/expecte... 1011011
0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111
1111110 0110000 1101101 1111001 0110011 1011011 1011111 1110000 1111111 1110011 1110111 0011111 1001110 0111101 1001111 1000111


Wave - Default
Msgs
/testbench/opcode_... 0110
/testbench/a_signal 1
/testbench/b_signal 0
/testbench/c_signal 1
/testbench/d_signal 1
/testbench/e_signal 1
/testbench/f_signal 1
/testbench/g_signal 1
/testbench/expecte... 1011111
0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111
1111110 0110000 1101101 1111001 0110011 1011011 1011111 1110000 1111111 1110011 1110111 0011111 1001110 0111101 1001111 1000111


Msgs
/testbench/opcode_... 0111
/testbench/a_signal 1
/testbench/b_signal 1
/testbench/c_signal 1
/testbench/d_signal 0
/testbench/e_signal 0
/testbench/f_signal 0
/testbench/g_signal 0
/testbench/expecte... 1110000
0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111
1111110 0110000 1101101 1111001 0110011 1011011 1011111 1110000 1111111 1110011 1110111 0011111 1001110 0111101 1001111 1000111


/testbench/opcode_... 1000
/testbench/a_signal 1
/testbench/b_signal 1
/testbench/c_signal 1
/testbench/d_signal 1
/testbench/e_signal 1
/testbench/f_signal 1
/testbench/g_signal 1
/testbench/expecte... 1111111
0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111
1111110 0110000 1101101 1111001 0110011 1011011 1011111 1110000 1111111 1110011 1110111 0011111 1001110 0111101 1001111 1000111


/testbench/opcode_... 1001
/testbench/a_signal 1
/testbench/b_signal 1
/testbench/c_signal 1
/testbench/d_signal 0
/testbench/e_signal 0
/testbench/f_signal 1
/testbench/g_signal 1
/testbench/expecte... 1110011
0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111
1111110 0110000 1101101 1111001 0110011 1011011 1011111 1110000 1111111 1110011 1110111 0011111 1001110 0111101 1001111 1000111


Msgs
/testbench/opcode_... 1010
/testbench/a_signal 1
/testbench/b_signal 1
/testbench/c_signal 1
/testbench/d_signal 0
/testbench/e_signal 1
/testbench/f_signal 1
/testbench/g_signal 1
/testbench/expecte... 1110111
0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111
1111110 0110000 1101101 1111001 0110011 1011011 1011111 1110000 1111111 1110011 1110111 0011111 1001110 0111101 1001111 1000111


/testbench/opcode_... 1011
/testbench/a_signal 0
/testbench/b_signal 0
/testbench/c_signal 1
/testbench/d_signal 0
/testbench/e_signal 1
/testbench/f_signal 1
/testbench/g_signal 1
/testbench/expecte... 0011111
0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111
1111110 0110000 1101101 1111001 0110011 1011011 1011111 1110000 1111111 1110011 1110111 0011111 1001110 0111101 1001111 1000111


/testbench/opcode_... 1100
/testbench/a_signal 1
/testbench/b_signal 0
/testbench/c_signal 0
/testbench/d_signal 1
/testbench/e_signal 1
/testbench/f_signal 1
/testbench/g_signal 0
/testbench/expecte... 1001110
0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111
1111110 0110000 1101101 1111001 0110011 1011011 1011111 1110000 1111111 1110011 1110111 0011111 1001110 0111101 1001111 1000111


Wave - Default
Msgs
/testbench/opcode_... 1110
/testbench/a_signal 1
/testbench/b_signal 0
/testbench/c_signal 0
/testbench/d_signal 1
/testbench/e_signal 1
/testbench/f_signal 1
/testbench/g_signal 1
/testbench/expecte... 1001111
0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111
1111110 0110000 1101101 1111001 0110011 1011011 1011111 1110000 1111111 1110011 1110111 0011111 1001110 0111101 1001111 1000111


Wave - Default
Msgs
/testbench/opcode_... 1111
/testbench/a_signal 1
/testbench/b_signal 0
/testbench/c_signal 0
/testbench/d_signal 0
/testbench/e_signal 1
/testbench/f_signal 1
/testbench/g_signal 1
/testbench/expecte... 1000111
0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111
1111110 0110000 1101101 1111001 0110011 1011011 1011111 1110000 1111111 1110011 1110111 0011111 1001110 0111101 1001111 1000111