

ModelSim - INTEL FPGA STARTER EDITION 2020.1

File Edit View Compile Simulate Add Structure Tools Layout Bookmarks Window Help

ColumnLayout AllColumns

sim - Default

Instance	Design unit	Design unit type
testbench	testbench(...	Architecture
majority_voter...	majority_v...	Architecture
testbench_proc...	testbench(...	Process
standard	standard	Package
textio	textio	Package
std_logic_1164	std_logic_1...	Package

Processes (Active)

Name	Type (Filtered)
a_tb	1 Sign
b_tb	1 Sign
c_tb	1 Sign
z_tb	1 Sign
z_expected	1 Sign

Wave - Default

Msgs
/testbench/a_tb 0
/testbench/b_tb 0
/testbench/c_tb 0
/testbench/z_tb 0
/testbench/z_expec... 0

Now 1000 ns

Cursor 1 0.223 ns

0.223 ns 200 ns 400 ns 600 ns 800 ns 1000 ns

Transcript

```

** Note: Output correct for input = 000
# Time: 10 ns Iteration: 0 Instance: /testbench
** Note: Output correct for input = 001
# Time: 20 ns Iteration: 0 Instance: /testbench
** Note: Output correct for input = 010
# Time: 30 ns Iteration: 0 Instance: /testbench
** Note: Output correct for input = 011
# Time: 40 ns Iteration: 0 Instance: /testbench
** Note: Output correct for input = 100
# Time: 50 ns Iteration: 0 Instance: /testbench
** Note: Output correct for input = 101
# Time: 60 ns Iteration: 0 Instance: /testbench
** Note: Output correct for input = 110
# Time: 70 ns Iteration: 0 Instance: /testbench
** Note: Output correct for input = 111
# Time: 80 ns Iteration: 0 Instance: /testbench

```

Now: 1 us Delta: 0 sim:/testbench

3:38 AM 9/15/2023