

ModelSim - INTEL FPGA STARTER EDITION 2020.1

File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help

ColumnLayout AllColumns

sim - Default

Instance Design unit Design unit type

- testbench testbench(g... Architecture
- control_signals... control_sig... Architecture
- testbench_proc... testbench(g... Process
- standard standard Package
- textio textio Package
- std_logic_1164 std_logic_1... Package
- numeric_std numeric_std Package

Objects

Name	Value
dec_signal	0
bra_signal	0
beq_signal	0
t0_signal	0
t1_signal	0
t2_signal	0

Processes (Active)

Name	Type
/testbench/load_sig...	0
/testbench/store_s...	0
/testbench/add_s...	0
/testbench/sub_s...	0
/testbench/lnc_s...	0
/testbench/bra_s...	0
/testbench/beq_s...	0
/testbench/t0_s...	0
/testbench/t1_s...	0
/testbench/t2_s...	0
/testbench/t3_s...	0
/testbench/t4_s...	0
/testbench/t5_s...	0
/testbench/t6_s...	0
/testbench/t7_s...	0
/testbench/tz_s...	0
/testbench/r_s...	0
/testbench/w_s...	0
/testbench/omar_s...	0
/testbench/embr_s...	0

Wave - Default

Msgs

Now 1000 ns

Cursor 1 999.438 ns

Transcript

```
# vsim work.testbench
# Start time: 00:51:29 on Oct 05, 2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(gate_level)
# Loading work.control_signals_logic(rt1)
# ** Note: Total input test vectors = 59
# Time: 550 ns Iteration: 0 Instance: /testbench
# ** Note: Number of errors = 0
# Time: 550 ns Iteration: 0 Instance: /testbench
```

VSIM 3>

Now: 1 us Delta: 0 /testbench/w_signal

12:53 AM 10/5/2023