

ModelSim - INTEL FPGA STARTER EDITION 2020.1

File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help

ColumnLayout AllColumns

sim - Default

Instance Design unit Design unit type

- testbench testbench(g... Architecture
- control_signals... control_sig... Architecture
- testbench_proc... testbench(g... Process
- standard standard Package
- textio textio Package
- std_logic_1164 std_logic_1... Package
- numeric_std numeric_std Package

Objects

Name	Value
cmbr_signal	0
cmbr_signal	1
embr_signal	0
clr_signal	0
eir_signal	0
cpc_signal	0

Processes (Active)

Wave - Default

Name	Value
/testbench/t2_signal	0
/testbench/t3_signal	0
/testbench/t4_signal	0
/testbench/t5_signal	1
/testbench/t6_signal	0
/testbench/t7_signal	0
/testbench/t8_signal	0
/testbench/t9_signal	1
/testbench/t10_signal	0
/testbench/t11_signal	0
/testbench/t12_signal	1
/testbench/t13_signal	0
/testbench/t14_signal	0
/testbench/t15_signal	1
/testbench/t16_signal	0
/testbench/t17_signal	0
/testbench/t18_signal	0
/testbench/t19_signal	0
/testbench/t20_signal	0
/testbench/t21_signal	0
/testbench/t22_signal	0
/testbench/t23_signal	0
/testbench/t24_signal	0
/testbench/t25_signal	0
/testbench/t26_signal	0
/testbench/t27_signal	0
/testbench/t28_signal	0
/testbench/t29_signal	0
/testbench/t30_signal	0
/testbench/t31_signal	0
/testbench/t32_signal	0
/testbench/t33_signal	0
/testbench/t34_signal	0
/testbench/t35_signal	0
/testbench/t36_signal	0
/testbench/t37_signal	0
/testbench/t38_signal	0
/testbench/t39_signal	0
/testbench/t40_signal	0
/testbench/t41_signal	0
/testbench/t42_signal	0
/testbench/t43_signal	0
/testbench/t44_signal	0
/testbench/t45_signal	0
/testbench/t46_signal	0
/testbench/t47_signal	0
/testbench/t48_signal	0
/testbench/t49_signal	0
/testbench/t50_signal	0
/testbench/t51_signal	0
/testbench/t52_signal	0
/testbench/t53_signal	0
/testbench/t54_signal	0
/testbench/t55_signal	0
/testbench/t56_signal	0
/testbench/t57_signal	0
/testbench/t58_signal	0
/testbench/t59_signal	0
/testbench/t60_signal	0
/testbench/t61_signal	0
/testbench/t62_signal	0
/testbench/t63_signal	0
/testbench/t64_signal	0
/testbench/t65_signal	0
/testbench/t66_signal	0
/testbench/t67_signal	0
/testbench/t68_signal	0
/testbench/t69_signal	0
/testbench/t70_signal	0
/testbench/t71_signal	0
/testbench/t72_signal	0
/testbench/t73_signal	0
/testbench/t74_signal	0
/testbench/t75_signal	0
/testbench/t76_signal	0
/testbench/t77_signal	0
/testbench/t78_signal	0
/testbench/t79_signal	0
/testbench/t80_signal	0
/testbench/t81_signal	0
/testbench/t82_signal	0
/testbench/t83_signal	0
/testbench/t84_signal	0
/testbench/t85_signal	0
/testbench/t86_signal	0
/testbench/t87_signal	0
/testbench/t88_signal	0
/testbench/t89_signal	0
/testbench/t90_signal	0
/testbench/t91_signal	0
/testbench/t92_signal	0
/testbench/t93_signal	0
/testbench/t94_signal	0
/testbench/t95_signal	0
/testbench/t96_signal	0
/testbench/t97_signal	0
/testbench/t98_signal	0
/testbench/t99_signal	0
/testbench/t100_signal	0

Now 1000 ns

Cursor 1 440.727 ns

Transcript

```
# vsim work.testbench
# Start time: 00:51:29 on Oct 05, 2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(gate_level)
# Loading work.control_signals_logic(rt1)
# ** Note: Total input test vectors = 59
# Time: 550 ns Iteration: 0 Instance: /testbench
# ** Note: Number of errors = 0
# Time: 550 ns Iteration: 0 Instance: /testbench
```

VSIM 3>

Now: 1 us Delta: 0 /testbench/cd0_signal

12:53 AM 10/5/2023