



# **PCB 101:**

## ***How Printed Circuit Boards are Made***

**Todd Henninger**  
*Field Applications Engineer*  
*Midwest Region*






# *Tooling*


# PRE-PRODUCTION ENGINEERING (Tooling)

## Design Data Package

- CAD Data (ODB++ or Gerber 274x format)
- Independent Net List File (IPC-D-356)
- Fabrication Drawings
  - *Mechanical Dimensions*
  - *Build Requirements (materials, tolerances, surface finish, etc.)*




# INDUSTRY STANDARDS (SPECIFICATIONS)



## IPC

**(Assoc. Connecting Electronics Industries)**

- IPC-6012C is main build spec
  - Classes (1, 2, 3)
  - Default reference specs
- Other series include Design (IPC-2221), Materials (IPC-4101), Test Methods (IPC-652), etc.




# **PRE-PRODUCTION ENGINEERING (Tooling)**

# Methods Engineering

- Material Stackup
  - Impedance Modeling
  - Floor Travelers


Coretec Stackup Report									
Customer Example 2		Job:							
Part No.: 1234567890		Revision: 2							
Part Rev: Facility: Toronto		Engr: pooco		Date: 05/01/2008					
Layer	Thickness (Inch)	Stackup Picture	Family	Description	Type				
M-1	0.0000	ProBm	ProBm	ProBm 77					
L-1	0.0006		HTE6P	1/2oz	SIGNAL				
	0.0002		370H						
L-2	0.0006		HTE6P	1/2oz	SIGNAL				
	0.0002		370H						
L-3	0.0006		RFT5P	1/2oz	SIGNAL				
	0.0001		370H						
L-4	0.0006		RFT5P	1/2oz	POWER_GROUND				
	0.0001		370H						
L-5	0.0006		RFT5P	1/2oz	SIGNAL				
	0.0002		370H						
L-6	0.0006		RFT5P	1/2oz	SIGNAL				
	0.0002		370H						
L-7	0.0006		HTE6P	1/2oz	POWER_GROUND				
	0.0001		370H						
L-8	0.0006		RFT5P	1/2oz	SIGNAL				
	0.0002		370H						
L-9	0.0006		RFT5P	1/2oz	POWER_GROUND				
	0.0002		370H						
L-10	0.0006		HTE6P	1/2oz	POWER_GROUND				
	0.0002		370H						
L-11	0.0006		RFT5P	1/2oz	SIGNAL				
	0.0002		370H						
L-12	0.0006		RFT5P	1/2oz	SIGNAL				
	0.0002		370H						
L-13	0.0006		RFT5P	1/2oz	POWER_GROUND				
	0.0001		370H						
L-14	0.0006		RFT5P	1/2oz	SIGNAL				
	0.0002		370H						
L-15	0.0006		HTE6P	1/2oz	SIGNAL				
	0.0002		370H						
L-16	0.0006		HTE6P	1/2oz	SIGNAL				
M-2	0.0005		ProBm	ProBm 77					




CAM

- CAD Data Analysis and Editing
  - Production Panelization
  - CNC Programming
  - Electrical Test (ET) Programming

# Assembly Sub-Panel (“Array”)




# PANEL UTILIZATION




# PANEL UTILIZATION

Very good panel utilization



Total usable area 371.25 in.^2  
Total Circuit area 363.49 in.^2.  
98% panel utilization

Poor panel utilization




Total usable area 371.25 in.^2  
Total Circuit area 187.45 in.^2.  
50% panel utilization


# PANEL UTILIZATION: “Nesting”

Production Panel Size


Usable Area




No Nesting  
Panel Yield = 6 parts



Circuits Nested  
Panel Yield = 8 parts



Optimized Nesting  
Panel Yield = 10 parts




Part folded to  
shape after  
punching



# PCB Materials





# Core: PCB Building Block



# FR4 Woven Glass Styles





Glass Style: 106  
Plain Weave  
Count: 56x56 (ends/in)  
Thickness: 0.0015"





Glass Style: 1080  
Plain Weave  
Count: 60x47 (ends/in)  
Thickness: 0.0025"

# FR4 Woven Glass Styles





Glass Style: 2113  
Plain Weave  
Count: 60x56 (ends/in)  
Thickness: 0.0029"





Glass Style: 2116  
Plain Weave  
Count: 60x58 (ends/in)  
Thickness: 0.0038"

# FR4 Woven Glass Styles



Glass Style: 1652  
Plain Weave  
Count: 52x52 (ends/in)  
Thickness: 0.004"




Glass Style: 7628  
Plain Weave  
Count: 44x32 (ends/in)  
Thickness: 0.0068 (in)



# *Production Processes*

## *INNER LAYER PRINT AND EXPOSE*




# Laser Direct Imaging (LDI)



- Improved Resolution
- System Resolution 4000 dpi
- Current process capability (0.0025"/0.0025")
- CCD Camera System & Target Fiducials
- Positional Accuracy +/-25µm (.001")



## Elimination of Photo Tools

- No Film/Artwork Movement
- Quick Turn Made Easy
  - Run product as soon as Engineering releases data to the floor
- Reduction in Defect Count
  - Direct Write = No Film related defects
  - No issues related to loss of vacuum





Scanning Optics



# *DEVELOP*



# COPPER ETCH



# ***RESIST STRIP***







# AUTOMATED OPTICAL INSPECTION (AOI)

&

## OXIDE



# LAYUP




# Stackup Example


Layer	Thickness	Rigid Stack	Description
Layer - 1	0.0005		Taiyo 4000-MP
	0.0020		1/2oz Sig (Std Plt)
Layer - 2	0.0043		370H
	0.0012		<b>1oz P/G</b>
Layer - 3	0.0060		370H
	0.0006	0.0060 (1-1652)	<b>1/2oz Sig</b>
Layer - 4	0.0090	1080	370H
	0.0012	1080	<b>1oz P/G</b>
	0.0142	1080	370H
Layer - 5	0.0012	0.0140 (2-7628)	<b>1oz P/G</b>
	0.0090	1080	370H
	0.0090	1080	370H
Layer - 6	0.0006	1080	<b>1/2oz Sig</b>
	0.0060	0.0060 (1-1652)	370H
	0.0012	1080	<b>1oz P/G</b>
Layer - 7	0.0043	106	370H
	0.0020	106	<b>1/2oz Sig (Std Plt)</b>
			Taiyo 4000-MP

# LAMINATION



# LAMINATION






**LAMINATION**

# *MECHANICAL DRILL*




# ***MECHANICAL DRILL***



# *Small Diameter Mechanical Drills*


Human hair




Carbide drill bit

- Small diameter are very fragile
- High speed spindles are required
- Feed rates are about 50% of standard via diameters
- Drill life of 300 to 600 hits depending on material
- Short flute length limits hole depth
- Drill cost is higher


# Via Structures: Thru-Hole, Blind, Buried





# MICROVIAS: DRIVEN BY TIGHT SPACING







# LASER DRILLING: MICROVIAS



# LASER DRILLING: MICROVIAS




# LASER DRILLING: MICROVIAS



# ***DESMEAR: PLASMA OR CHEMICAL***




# HOLE PREPARATION




**As Drilled**

# HOLE PREPARATION




After Desmear

# HOLE PREPARATION




**Laser Microvia  
Post-Desmear**

# ETCHBACK




(a)




(b)

**FIGURE 48.34** Etchback. (a) Target: uniform etchback of base laminate; uniform plating in the plated through-hole. (b) Nonconforming: nonuniform and excessive etchback of base laminate results in unacceptable nonuniform plating in the hole. (*Source: IPC.*)

# Hole Fill: “Via-in-Pad”



Conductive Via fill



Non-conductive Via fill


# Via Hole Fill Equipment



# Automated Linear Surface Grinder




# Microvia Copper Fill




● Brightener

■ Carrier



Planar Microvia





Stacked Microvia




# ELECTROLESS COPPER








**DEVELOP**





# ELECTROLYTIC COPPER PLATE




# ELECTROLYTIC COPPER PLATE





**TEMPORARY TIN PLATE (ETCH RESIST)**







**STRIP PHOTO RESIST**







**COPPER ETCH**








**COPPER ETCH**




**COPPER ETCH**




**COPPER ETCH**







**COPPER ETCH**




**COPPER ETCH**




**COPPER ETCH**



**TIN RESIST STRIP**





# **LIQUID PHOTO IMAGABLE (LPI) SOLDERMASK APPLICATION**




*EXPOSE*

Expose  
Photo-tool






**DEVELOP**




# SOLDERMASK DEVELOP




# SOLDERMASK TENTING




# SOLDERMASK TENTING




Clearanced (“Encroached”)




“Tented”



# **FINAL SURFACE FINISH (ENIG EXAMPLE)**



# SILKSCREEN NOMENCLATURE



## **AUTO ROUT (DEPANELIZATION)**



# **ELECTRICAL TEST**




**1) CLAMSHELL  
("BED OF NAILS")**





**2) "FLYING PROBE"**


## **VISUAL INSPECTION / PIN GAUGE**



# **DIMENSIONAL VERIFICATION**




# MICROSECTION




# Annular Ring

IPC 6012B Class 2




Worst case registration  
allowed by IPC Class II

IPC 6012B Class 3



Worst case registration  
allowed by IPC Class III



# TDR (Impedance Verification)






# **Interconnect Stress Test (IST)**

Developed by PWB Interconnect Solutions Inc. ([www.pwbcorp.com](http://www.pwbcorp.com))



# PACK & SHIP





## QUESTIONS?

## THANK YOU

**Todd Henninger**  
*Field Applications Engineer*  
*Midwest Region*  
*todd.henninger@viasystems.com*