Daniel Delgado Acosta CSE 2130 3-13-22 HW #2 b.) (1) Interpret locaction 0 to location 1 as 2's complement integers.

Address Data 21- 15191812 11109-8 7654 3210 Address Data 0000 0001 1110 0100 0011 => [1110 0001 1011 1101] 0001 |111 0000 0010 0101 = > [0000 1111 1101 1011 location Dinteger: [7,747] location linteger: -4,059 (2) Interpret location 4 as an ASCII Value. 0000, 0000, 0110, 0101 hex 0065 (3) Interpret locations 6 to 7 as an IEEE Cloating point number Locumber 6 contains #[15:18]. Locather 7 contains #[31:16] 0000 0110 1101 1001 3262 + 13 TEEE => 0 0000001 101100111111101101011 => 1.101100111111101101011 x 2 (4) Interpret location 0 & location 1 as assigned integers. 0000 0001 1110 0100 0011 => [7747] 0001 1111 0000 0010 old = 7/61,477 26=64 (4.7) 32-bit Instruction: [opcode | SR | DR | IMM , 60 opcodes, 32 registers What is the range 6 bits shits shits lbbits of IMM? Max: 2"= 2"== 2"== 2"== 32767] min: -2"-1 = -215 = -32768) 4.9) The FETCH place of the instruction cycle does two important things. One is thut it louds the Mismithm to be processed wext into the IR What is the other important thing? The other important thing the FETCH phase does is increment PC to point to the next instruction.

Decode Evaluate Execute Result (4.11) Step 1 (Feach Information): The momory address register (MAR) is loaded with the consents of the program Corriser (PC) Also, the PC register is incremented to point at vext histotruction. Step 2 (Decode): The instruction is examined to Hen figure what He processor should do next. Step 3 (Evaluate Address): The address of memory location process the instruction is compred. Step 4 (Fetch Operand Phase)! The source operands are obtained to process the disturation. Step 5 (Execute): After Step 3& 4 are complete the Instruction can be executed. Step 6 (Store Result); The result of the execution is Stored in the designated destiluation, memory or vegister, Given hismosters ADD, JMP, LEA, & NOT, identify whether He instructions we operate instruction, data unveners instructions, or consol instructions. For each instruction, 1.34 the andderessing modes that can be used with the instruction. ADD: Operat Instruction, used to the immediate addressing mode and veg. 3 ter address, by mode JMP: Control instruction, used in the vegister addressing made LEA: Data Movement Instruction, used in the immediate addressly mode NOT: Operate instruction, used in the vegister addressily mode

Memory: 256-locations, each location Contains 16-6175. (5.4) a. How many bits are rearribed for the address? Address: 10g 2 (256) = (8 6.45 b.) If we use the PC-velutive addressly under to want to allow course transfer between interpretions 20 locations away, how many bits of a brunch instruction are needed to specify the PC-relative offset? The to Offset USCS 2'S comp. representation which means a minimum of 6 bits. Therefore, 6-bits is required. C.) If a control instruction is he location 3, alud is the PC-velative offses & of address 10? New PC-veluthe offset address = (old PC-veluthe offset add.) - (PCN) => relative address = 10 - (3+1) = 16 5.8) \$ 8 We want to increase the number of vegisters that we our species in the LC-3 ADD Instructor to 32.00 you see can any problem with thus? Explain. Yes, because 32 registers would then require 5-bits for each. The Opcode requires 3 operands Which take up 4 bAs. There would not be enough bits for the scenario (5.15) RI: 1110,0010 0010 0000, & \$1.3121 LEA OR offset R2: 0010,0100 0010 0000, € M[M2 x3122], data R3: 1010, 0110 0010 0000, EMEME \$x3123]], dusa R4: ,0110, 1000 1000 0001 = \$ M[R2+X1], \$ data LDE ON BA OPPSES