
Lab 7: Designing a Full-Adder with Verilog

Objective: To build a full adder at the gate level, design and test a full-adder with Verilog. Provided: TTL7486(1) (XOR), TTL7408 (1) (AND) (1), 7432 (1) (OR), digital trainer kit.


Full Adder Logic Circuit:



Full Adder Truth Table:

M			S	C
$\frac{1}{\lambda}$	Y	2	X⊕Y⊕Z	xy+((x⊕y))Z
0	0	0	0	0
0	0	ı	1	0
0	1	0	1	0
0	ì	. 1	0	1
1	0	0	1	0
1	1)	l	0	1
1	1	0	0	1
1		1		1
1	[l	1 1	1

Half Adder Screenshot:



HalfAdder.v Code:

```
//
// Dependencies:
//
// Revision: 1.0 - First Functional Release
// Revision 0.01 - File Created
// Additional Comments:
//
module half adder(
   input wire x,
   input wire y,
  output wire S,
  output wire C
  );
    assign S = x ^ y; // XOR Gate
    assign C = x \& y; // AND Gate
```

Test HalfAdder.v Code:

```
`timescale 1ns / 1ps
```


```
// Company:
// Engineer:
//
// Create Date: 11:12:05 03/22/2022
// Design Name: half_adder
// Module Name: C:/Users/006896598/FullAdder1/test halfadder1.v
// Project Name: FullAdder1
// Target Device:
// Tool versions:
// Description:
//
// Verilog Test Fixture created by ISE for module: half_adder
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module test halfadder1;
    // Inputs
    reg x;
```

```
reg y;
// Outputs
wire S;
wire C;
// Instantiate the Unit Under Test (UUT)
half adder uut (
     .x(x),
     .y(y),
     .S(S),
     .C(C)
);
initial begin
     // Initialize Inputs
     x = 0;
     y = 0;
     #2
     x = 1;
     y = 0;
     #2
     x = 0;
     y = 1;
     #2
     x = 1;
     y = 1;
     #100 ;
     // Wait 100 ns for global reset to finish
```

// Add stimulus here

end

Full Adder Screenshot



FullAdder.v Code:

```
// Dependencies: half adder
//
// Revision: 1.0 - First Functional Release
// Revision 0.01 - File Created
// Additional Comments:
//
module full adder(
   input wire x,
   input wire y,
   input wire z,
   output wire S,
   output wire C
   );
    // signal interconnects:
    wire S0, C0, C1;
    // internal module declarations (sub-modules):
    half_adder ha_0( .x(x), .y(y), .S(S0), .C(C0) ); // FIRST HALF-
ADDER
    half adder ha 1( .x(S0), .y(z), .S(S), .C(C1) ); // SECOND
HALF ADDER
    // output assignments (where still needed):
    assign C = C0 \mid C1;
```

Test FullAdder.v Code:

```
`timescale 1ns / 1ps
```

```
// Company:
// Engineer:
//
// Create Date: 11:17:06 03/22/2022
// Design Name: full adder
// Module Name: C:/Users/006896598/FullAdder1/test fulladder1.v
// Project Name: FullAdder1
// Target Device:
// Tool versions:
// Description:
//
// Verilog Test Fixture created by ISE for module: full_adder
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module test fulladder1;
    // Inputs
    reg x;
```

```
reg y;
reg z;
// Outputs
wire S;
wire C;
// Instantiate the Unit Under Test (UUT)
full_adder uut (
     .x(x),
     .y(y),
     .z(z),
     .S(S),
     .C(C)
);
initial begin
     // Initialize Inputs
     x = 0;
     y = 0;
     z = 0;
#2
     x = 0;
     y = 0;
     z = 1;
     #2
     x = 0;
     y = 1;
```

```
z = 0;
#2
x = 0;
y = 1;
z = 1;
#2
x = 1;
y = 0;
z = 0;
#2
x = 1;
y = 0;
z = 1;
#2
x = 1;
y = 1;
z = 0;
#2
x = 1;
y = 1;
z = 1;
#2
// Wait 100 ns for global reset to finish
```

#100;

// Add stimulus here

end