

HW #2

4.5 b.) (1) Interpret location 0 & location 1 as 2's complement integers.

Address	Data	2's
0000	0001 1110 0100 0011	\Rightarrow 1110 0001 1011 1101
0001	1111 0000 0010 0101	\Rightarrow 0000 1111 1101 1011

location 0 integer: 7,747

location 1 integer: -4,059

(2) Interpret location 4 as an ASCII Value.

0100 0000 0000 0110 0101 $\xrightarrow{\text{hex}}$ 0065

ASCII \Rightarrow [e]

(3) Interpret locations 6 & 7 as an IEEE floating point number
Location 6 contains #[15:0]. Location 7 contains #[31:16]

0110 1111 1110 1101 0011 \Rightarrow 0000 0110 1101 1001 1111 1110 1101 0011
0111 0000 0110 1101 1001

32bit + 13 \Rightarrow 0 00001101 101100111111110110011 $\xrightarrow{\text{IEEE}}$ 1.1011001111111011010011 $\times 2^{-114}$

(4) Interpret location 0 & location 1 as unsigned integers.

0000 0001 1110 0100 0011 $\xrightarrow{\text{unsigned int.}}$ 7747

0001 1111 0000 0010 0101 \Rightarrow 61,477

bit 6 \downarrow $2^6 = 64$ bit 5 \downarrow $2^5 = 32$

4.7 32-bit Instruction: [opcode] [SR] [DR] [IMM], 60 opcodes, 32 registers

What is the range

of IMM? max: $2^{16}-1 = 2^{15}-1 = 2^{15}-1 = 32767$
min: $-2^{16} = -2^{15} = -32768$

4.9 The FETCH phase of the instruction cycle does two important things. One is that it loads the instruction to be processed next into the IR. What is the other important thing? The other important thing the FETCH phase does is increment PC to point to the next instruction.

Fetch Instruction	Decode	Evaluate Address	Execute	Store Result
PC				
IR				
MAR				
MDR				

(4.11) Step 1 (Fetch Instruction): The memory address register (MAR) is loaded with the contents of the program counter (PC). Also, the PC register is incremented to point at next instruction.

Step 2 (Decode): The instruction is examined to then figure out what the processor should do next.

Step 3 (Evaluate Address): The address of ^{the} memory location ~~the processor needs~~ needed to process the instruction is computed.

Step 4 (Fetch Operand Phase): The source operands are obtained to process the instruction.

Step 5 (Execute): After Step 3 & 4 are complete the instruction can be executed.

Step 6 (Store Result): The result of the execution is stored in the designated destination, memory or register.

(5.1) Given instructions ADD, JMP, LEA, & NOT, identify whether the instructions are operate instruction, data movement instructions, or control instructions. For each instruction, list the addressing modes that can be used with the instruction.

ADD: Operate Instruction, used in the immediate addressing mode and register addressing mode

JMP: Control instruction, used in the register addressing mode

LEA: Data Movement Instruction, used in the immediate addressing mode

NOT: Operate instruction, used in the register addressing mode

Memory: 256 locations, each location contains 16-bits.

5.4 a.) How many bits are required for the address?

$$\text{Address: } \log_2(256) = \boxed{8 \text{ bits}}$$

b.) If we use the PC-relative addressing mode, & want to allow control transfer between instructions 20 locations away, how many bits of a branch instruction are needed to specify the PC-relative offset?

The ~~offset~~ offset uses 2's comp. representation which means a minimum of 6 bits. Therefore, $\boxed{6\text{-bits}}$ is required.

c.) If a control instruction is in location 3, what is the PC-relative offset of address 10?

$$\text{New PC-relative offset address} = (\text{old PC-relative offset add.}) - (\text{PCval})$$

$$\Rightarrow \text{relative address} = 10 - (3+1) = \boxed{6}$$

5.8 ~~5.8~~ We want to increase the number of registers that we can specify in the LC-3 ADD instruction to 32. Do you see any problem with that? Explain.

Yes, because 32 registers would then require 5-bits for each. The Opcode requires 3 operands which take up 4 bits. There would not be enough bits for the scenario ^{each}.

5.15 R1: $\underline{1110, 0000, 0010, 0000}$, $\leftarrow \text{R}[\text{x}3121]$
LEA DR offset

R2: $\underline{0000, 0100, 0010, 0000}$, $\leftarrow M[\text{x}3122]$, data
LD DR BR offset

R3: $\underline{1010, 0110, 0010, 0000}$, $\leftarrow M[M[\text{x}3123]]$, data
LDI RR BR offset

R4: $\underline{0110, 1000, 1000, 0001}$, $\leftarrow M[R2 + \text{x}1]$, data
LDZ DR BR offset