# LAB REPORT CSE4010 Computer Architecture Instructor: Lawrence Orijuela

Name: Daniel Delgado Acosta SCORE: \_\_\_\_/30 Student ID: 006896598 DUE: 5/11/23 LAB: Lab4

#### **Report**

# o What is a multiplexor? What is its purpose on the MIPS Datapath?

A multiplexor is a logical circuit design that allows a single output selection from many input signals. The purpose of the MIPS datapath is to have a reasonable way to execute each class of MIPS instructions.

o Without coding one, describe in a few sentences how you would create a 16x1 multiplexor.

A 16x1 multiplexer will comprise 4 selectors, 16 logical inputs(4 bits), and a single output. I would have 4 input variables for the selectors and another 16 for the signal inputs. One output variable would be needed and I would create the multiplexor by nesting ternary operands when creating the datapath.

# Source Code for Parts A and B

## Part A

mux4x1.v

```
//initialize wires
module mux_4x1(a, b, c, d, sel0, sel1, out);

// input wires
input a, b, c, d, sel0, sel1;
// output wire
output out;

/* wire out will be equal to the turnary operand of
sel1 to two nested turnary operand sel0, d c and sel0, b a */
assign out = sel1 ? (sel0 ? d : c) : (sel0 ? b : a);
endmodule
```

```
//creates time limit and include mux4x1.v file
include "mux4x1.v"
//creates test bench
module mux4x1_tb;
//denoted wires
reg A, B, C, D, Sel0, Sel1;
wire O;
//creates instance of mux4x1
mux_4x1 uut(A, B, C, D, Sel0, Sel1, 0);
initial begin
    //creates a separate .vvp file and .vcd file for outputs
   $dumpfile("mux4x1_tb");
   $dumpvars(0, mux4x1_tb);
```

```
A = 0; B = 1; C = 0; D = 1;
{Sel1, Sel0} = 2'd0; #20;
{Sel1, Sel0} = 2'd1; #20;
{Sel1, Sel0} = 2'd2; #20;
{Sel1, Sel0} = 2'd3; #20;

//displays message to terminal
$display("Complete!");
end
```

## Part B

mux8x1.v

```
/ //initialize wires
module mux_8x1(a, b, c, d, e, f, g, h, sel0, sel1, sel2, out);
   // input wires
   input a, b, c, d, e, f, g, h, sel0, sel1, sel2;
   // output wire
   output out;
   /* wire out will be equal to the turnary operand of sel2 to two nested turnary
operand of sel1
   with two other nested turnary operand of sel0 and corresponding letters*/
   assign out = sel2 ? (sel1 ? (sel0 ? h : g) : (sel0 ? f : e)) : (sel1 ? (sel0 ? d : c)
 (sel0 ? b : a));
endmodule
```

```
mux8x1 tb.v
```

```
//creates time limit and include mux8x1.v file
 timescale 1 ns / 1 ns
 include "mux8x1.v"
//creates test bench
module mux8x1_tb;
//denoted wires
reg A, B, C, D, E, F, G, H, Sel0, Sel1, Sel2;
wire O;
//creates instance of mux8x1
mux_8x1 uut(A, B, C, D, E, F, G, H, Sel0, Sel1, Sel2, 0);
initial begin
    //creates a separate .vvp file and .vcd file for outputs
    $dumpfile("mux8x1_tb");
   $dumpvars(0, mux8x1_tb);
    //mux 8x1
```


```
A = 0; B = 1; C = 0; D = 1; E = 0; F = 1; G = 0; H = 1;
   {Sel2, Sel1, Sel0} = 3'd0; #20;
   {Sel2, Sel1, Sel0} = 3'd1; #20;
   {Sel2, Sel1, Sel0} = 3'd2; #20;
   {Sel2, Sel1, Sel0} = 3'd3; #20;
   {Sel2, Sel1, Sel0} = 3'd4; #20;
   {Sel2, Sel1, Sel0} = 3'd5; #20;
   {Sel2, Sel1, Sel0} = 3'd6; #20;
   {Sel2, Sel1, Sel0} = 3'd7; #20;
   //displays message to terminal
   $display("Complete!");
end
```

endmodule

## Screenshots for Parts A and B

#### Part A





#### Part B



