{"payload":{"header_redesign_enabled":false,"results":[{"id":"4848037","archived":false,"color":"#b2b7f8","followers":3,"has_funding_file":false,"hl_name":"dwelch67/altor32_samples","hl_trunc_description":null,"language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":4848037,"name":"altor32_samples","owner_id":385964,"owner_login":"dwelch67","updated_at":"2012-08-25T21:37:50.000Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":73,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Adwelch67%252Faltor32_samples%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/dwelch67/altor32_samples/star":{"post":"06wgw6TOqVine_t_l6hJbCfLeHRqsprM18i55RDV2wWgrQ2kqUIJQ7xtWrpKQoJt6tQymYh76sMmU3R24nj4-A"},"/dwelch67/altor32_samples/unstar":{"post":"CGaW4xi33q_TgYA-YHRw99zGP5_jytN9nEblp14AeU4QuKqPVoNqneZAcbHcCTpNB9jYv5dsbk3DmmUsj3jMdw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"vR3oZvZMdPaqRnCNcQuTKEaR_XjZQzwkUCWB_GmAlQKsn0BsWPzvFClXAR1q9AQqTPMbzYP-Lkarq6qkz-LTuw"}}},"title":"Repository search results"}