

BLDC & PMSM

Motor Control


硬件原理图分析

STM32G0 + STSPIN830


STM32G4 + STDrive101

May4th,2022

EulerStudio



Arm® Cortex® 32-bit MCU & MPU 的领导者





STM32主流型MCU演变

STM32F1

- 72MHz (Cortex-M3)
- 通用应用



STM32F0

- 48MHz (Cortex-M0)
- 通用应用



STM32G0

- 64MHz (Cortex-M0+)
- 通用应用/USB-C PD
- 更高性价比



STM32F3

- 72MHz (Cortex-M4)
- 电机和电源



STM32G4

- 170MHz (Cortex-M4)
- 数学运算加速器
- 电机、电源和通用兼顾






申请STM32样片流程.pdf

Table 1. Pin description

N°		Type	Description
VFQFPN and HSOP-8	S08-BW		
1	3	V _{INA}	Unregulated DC input voltage
2	4	EN	Enable input. With EN higher than 1.2 V the device in ON and with EN lower than 0.4 V the device is OFF (ST1S40lxx).
3	5	FB	Feedback input. Connecting the output voltage directly to this pin the output voltage is regulated at 0.8 V. To have higher regulated voltages an external resistor divider is required from V _{out} to the FB pin.
4	6	AGND	Ground
5	-	NC	It can be connected to ground
6	8	V _{INSW}	Power input voltage
7	1	SW	Regulator output switching pin
8	2	PGND	Power ground
-	7		Ground
9	-	ePad	Exposed pad mandatory connected to ground


Figure 8. PCB layout guidelines





STM32G0原理图设计

System		Analog
Power supply POR/PDR	Arm® Cortex®-M0+ CPU Up to 64 MHz	Temp. sensor
Xtal oscillator 32 kHz + 4 to 48 MHz	Nested vector interrupt Controller (NVIC)	1x 12-bit ADC SAR 16-channels / 2.5 MSPS
Internal RC oscillators 32 kHz + 16 MHz	SW debug	
PLL + Prescaler	Memory Protection Unit	
Clock control	AHB-Lite bus matrix	Connectivity
RTC/AWU	APB bus	2x SPI (I ² S)
Systick timer	Up to 128-Kbyte Flash memory	4x USART (2x with LIN, smartcard, IrDA, modem control)
2x watchdogs (independent and window)	Up to 36-Kbyte SRAM	2x I ² C (SMBus, PMBus, Fast Mode Plus)
60 I/Os on 64 pins	20-byte backup registers	Control
Cyclic redundancy check (CRC)	Boot ROM	1x 16-bit Motor C. timer 4 PWM + 3 compl.
	7-channel DMA	5x 16-bit timers 2 PWM each



Features

- Operating voltage from 7 to 45 V
- Maximum output current 1.5 A_{rms}

STSPIN830原理图设计

Table 6. Pin description

N.	Name	Type	Function
1	REF	Analog input	Reference voltage for the PWM current control circuitry
2	TOFF	Analog input	Internal oscillator frequency adjustment
3, 6, 15	GND	Ground	Device ground
4	SNS	Analog input	Current limiter sense input
5	SENSEU	Power output	Sense output of the bridge U
7	OUTU	Power output	Power bridge output U
9	VS	Supply	Device supply voltage
10	VS	Supply	Device supply voltage
11	OUTV	Power output	Power bridge output V
12	OUTW	Power output	Power bridge output W
13	SENSEV	Power output	Sense output of the bridge V
14	SENSEW	Power output	Sense output of the bridge W
16	STBYRESET	Logic input	Standby/Reset input When forced low the device enters in low consumption mode
17	ENFAULT	Logic input/ Open drain output	Logic input 5 V compliant with open drain output. This is the power stage input enable (when low, the power stage is turned off) and is forced low through the integrated open-drain MOSFET when a failure occurs
18	MODE	Logic input	Inputs driving method selection. When low the ENx\INx option is selected, when high the INxH\INxL option is enabled
19	INU\INUH	Logic input	Output U high-side driving input ⁽¹⁾
20	ENU\INUL	Logic input	Output U low-side driving input ⁽¹⁾
21	INV\INVH	Logic input	Output V high-side driving input ⁽¹⁾
22	ENV\INVL	Logic input	Output V low-side driving input ⁽¹⁾
23	INW\INWH	Logic input	Output W high-side driving input ⁽¹⁾
24	ENW\INWL	Logic input	Output W low-side driving input ⁽¹⁾
8	NC	NC	Not connected.




Figure 14. PCB layout example with triple shunt (top layer)





Figure 4. PWM current limit sequence example



AM040382

Figure 3. Current in the power stage during on-time and off-time





Figure 4. PWM current control based on the current peak





TSV994原理图设计

