

MEMORY

· MIPS

Data (Data Memory) is stored. -) In the memory, Program (Code Memory)

- Addressability is determined by how the bits over accessed memory Types: 1) Word addressable: each word (32 bit) has an address
 - 2) Byte addressable: (8 bits) each byte has address.

in the

- -> The total number of addresses = Address space 2 32 (32 bit address) = 4 GiB memory
 - · x86-64 248 (48 bit addrou) =

		111	
Word Address	able Memory:		
· Every data	word -> Uniqu	e address.	*** * * * * * * * * * * * * * * * * *
· For each	32 bit word -	A unique address	(as per ISA).
V	7	' •	
Word Address	Data	Memory	
0000 0003	D 1 6 1 7 A 1 C	→ WI	
0000 0002	13 68 1755	- w2	
0000 0001	F 2 F 1 F 0 F 7	→ w3	1
0000 0000	89 ABED/EF	→ W4	1
(Byte address)		. 1	· **** • //
= 0000 000C			
0000 0008			
0000 0004			

0000 0000

In this order scheme, high order byte is istored on the Big Endian istarting address A and low order byte is istored on the next address (AtI)

Here the low order byte is istored on the istarting Little Endian: address A and high order byte is istored on the next address (A+1).

Little Endian Endian 6 5 1 2 MSB MSB Descending Ascending

_ ustoring

There are 2 ways of accousing memory:

- Memory Address Register (Holds the address of the current)
 instruction to be petched from men
- Memory Data Register- (Holds the contents found at address held in MAR)


Two Operations:

- 1) Reading data (From memory)
- 2) Writing data (to memory)

To read data:



To write data:



PROCESSING UNIT

- · Consisting of many functional units.
- Basic ustant = ALU (Arithmetic & Logic Unit) deals with the computations.

E.g. add, sub, mul, div, or, and, nor etc.

→ Takes up a data as a word (32 bit)

Temp storage = Registers (Much faster than memory)

For e.g if 3 + (2 + 5) - 3 is to be calculated, first a+ 5 is calculated in and stored in a temp register.

Size is one word.


CONTROL UNIT:

- -> Does step by step execution of instructions in a program.
- -> Tracking is done with the help of an instruction register (IR)


9

-> The PC (Program counter) / IP (Instruction pointer) astores the address of the next instruction to be yetched.

```
Properties:
-> Also called utomed program computer (i.e all instructions in memory)
 4 Stored program: Every instruction stored in a linear memory array.
                   · Unification of memory (Instructions & data)
                   · A stored value is interpreted depends on the
                      control usignals.
 Is sequential instruction processing:
                     · I instruction processed at a time
                     · Pc identifies the current inst.
                     · Advances requestially except for control
                       transfer.
  Eq. 1w $+2, 32($0)
                                            0 x 8 c A 0 0 0 2 0
         add ($0), ($1), ($52)
                                            0x02328020.
                                      Next instruction - Goes on
           First instruction
                                      0000 0004
            add: 0000 0000
           For A (word addressable memory) -> PC +1.
TYPES OF INSTRUCTIONS :
3 types - Operate (Execute inst. in ALU)
              - Data Movement (Read or write)
             -> Control Flow ( change sequence of execution)
                  add a, b, c \rightarrow [a \leftarrow b + c]
                                  operands
           for type of
            operation
Conversion of Assembly Code to Machine Code
```



MIPS Instruction Set:



Different field values.

op: Type of operation

rd: Destination register

re, rt: Source register

sharnt: Shift amount

funct: tolk what to do (select variant of op field only in R type)

immediate

immediate: Data or address


target address: Address to be jumped (Jumping destination)

```
r type - add, sub, or, nor, xor, alt etc.
load 1 store - 1 w, ww etc.
Immediate - addi, subi etc.
 Branch - beg, brne etc.
  Jump - jmp
R-Type:
  3 register operands.
   Fields - op - 6 bits
              rd - 5 bits
              re, rt - 5 bit
              shamt = 5 bit
              funct = 6 bits
Load Word in MIPS:
      word = A[2] // High level language
       IW $ s3 , 2 ($ so) // MIPS ausembly
         $ s3 - Memory ($ s0 + 2)
                        address
Immediate instruction:
                        7 imm 72
                        8(450) // LOAD == Mem -> Reg.
                $ 63
I -type:
           Jw
```

Snift in MIPS:

- · Allows aplitting / combining bytes in MIPS (32 bit)
- · Do left SHIFT or right SHIFT.

Ex: 1811 \$ 160, \$ 51, 8;



- · Largest whift value = 25-1=31.
- · If different bit operands are given, convert them into 32 bits.
 by appending o's in MSB. (zero extension)

Jump in MIPS: (J type)

- · Unconditional branch or jump.
 - · MIPS

 Torget address is in the instruction.

 31 ob 28 jump target o instruction.

Pc gets updated to.

PC - PC + [31:28] | uign - extend (target) * 4

Here 4 MSB bits of incremented PC concatenates with current target (26 b) then left whift 2.

- · Variante → jal → Jump k link. jr → Jump Register
 - · General jumps can be anywhere in memory.
 - · Best case is to specify a 32-bit address space but it is not possible. (bcz target address can be of maximum 26 bits)

Optimization:

Turns will jump to word aligned addresses so last 2 bits = 00 So assume the address end with 00 and leave them out.

Now instead of 26, 28 bits of touget address.

In many architectures, word must start at address multiples of 4. (MIPS) therefore faster data transfer. 100 10 101 Data address Memory Processor . MIPS gets the 4 other bits by taking the 4 most eignificant bits from PC+4 (the next instruction = jump instruction), due to which we cannot jump to anywhere in memory, but sufficient 000010 0000111100001111 00001 00° 26 bits target default for word Ms 4 bits of address address. PC + 4 Instruction Execution: - Instruction cycle: Process of executing one instruction. A beguence of steps / phases go through. · FETCH : IR. Common to every instruction type. Process: Interrogate Load IR with Memory with Pcdata content a Identifies the instruction (by 4 -> 16 decoder by identifying the

DECODE: Identifies the instruction (by 4 > 16 decoded by identifying the 16 opcodes going to be processed)


Input = IR [15:12]

Remaining 12 bits for what else to be processed in the specific instruction.

EVALUATE ADDRESS: computes address of the memory location where inst. need to be processed.


-> Neccessary in LDR. but not ADD

Proceu:



FETCH OPERANDS: Obtains the isource of the operands needed to process the instruction.

case 1: LDR



Case 2: ADD

Obtain, from source operands the register file

EXECUTE: Executes the instruction.

STORE RESULT: Writes the output to the designated isolution.

CHANGING THE SEQUENCE EXECUTIONS


(we wally top to bottom)

· A normal programe rune in the sequential order. But there is a possible chance for changing the sequence execution.

This can be done with the help of control estatements.
Two isteps:

Step 1: PC change loading done in FETCH. EXECUTE phase Erasing inc. PC loading done in FETCH phase.

So basically after each instruction, the program counter increments (i.e new inst).



Basic terminologies:

- · Program counter 32 bit register containing the address of the current fetched instruction.
- · Code Memory: Input: 32 bit address

 Read: 32 bit data.

 Output: Destination register.
 - Register file: 32 element, 32 bit

 Two-components: 2 read and I write port
 - Data Memory: I read and I write port.

 if WE == 1 {


 write data WD in address A }

 else if WE == 0

 reads data from address A onto RD

DATAPATH (INSTRUCTION PROCESSING)

- 5 steps: -> Instruction fetch (IF)
- -> Instruction decode and register operand fetch (ID/RF)
- -> Execute memory address (EX)
- -> Memory operand yetch (MEM)
- -> Store / Write result (WB)



ID/RF: Decode and get operands from reg. file

WB: Store here / Write to

reg Iw MEM: Use the address to get data.

SINGLE/CARE SINGLE CYCLE

- 1. Every instruction takes a usingle dock cycle.
- 2. State updates are made at the end of the instruction sexe.
- 3. Disadvantage: The ylowest instruction determines! the eyele time.

MULTI-CYCLES

- 1. Every instruction is broken into multiple dock cycles.
- 2. State updates can be made during instruction's execution Architectural state updates made at end of instruction is execution.
- 3. Advantages The slowast istage of instruction determines the cycle time.