

October 2011

FOD060L, FOD260L 3.3V/5V High Speed-10 MBit/s Logic Gate Optocouplers

Features

- FOD060L in SO8 and FOD260L in 8-pin DIP
- Very high speed 10 MBit/s
- Superior CMR 50 kV/µs at 1,000V peak
- Fan-out of 8 over -40°C to +85°C
- Logic gate output
- Strobable output
- Wired OR-open collector
- Safety and regulatory approvals
 - UL1577
 - DIN EN/IEC 60747-5-2

Applications


- Ground loop elimination
- LSTTL to TTL, LSTTL or 5-volt CMOS


- Line receiver, data transmission
- Data multiplexing
- Switching power supplies
- Pulse transformer replacement
- Computer-peripheral interface

Description

These optocouplers consist of an AlGaAS LED, optically coupled to a very high speed integrated photo-detector logic gate. Devices include a strobable output. This output features an open collector, thereby permitting wired OR outputs. The coupled parameters are guaranteed over the temperature range of -40°C to +85°C. A maximum input signal of 5 mA will provide a minimum output sink current of 13 mA (fan out of 8). An internal noise shield provides superior common mode rejection of typically 50 kV/µs at 1,000V common mode.

Package





Truth Table (Positive Logic)

Input	Enable	Output
On	Н	L
Off	Н	Н
On	L	Н
Off	L	Н
On*	NC*	L*
Off*	NC*	H*

^{*}Devices with pin 7 not connected.

A 0.1 μF bypass capacitor must be connected between pins 5 and 8. (See Note 1)

Absolute Maximum Ratings (No derating required up to 85°C)

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Value	Units
T _{STG}	Storage Temperature	-40 to +125	°C
T _{OPR}	Operating Temperature	-40 to +85	°C
EMITTER			
I _F	DC/Average Forward Input Current	50	mA
V _E	Enable Input Voltage, not to exceed V _{CC} by more than 500 mV	V _{CC} + 0.5V	V
V _R	Reverse Input Voltage	5.0	V
P _I	Power Dissipation	45	mW
DETECTOR			
V _{CC} (1 minute max)	Supply Voltage	7.0	V
Io	Output Current	50	mA
V _O	Output Voltage	7.0	V
Po	Collector Output Power Dissipation	85	mW

Recommended Operating Conditions

Symbol	Parameter	Min.	Max.	Units
I _{FL}	Input Current, Low Level	0	250	μΑ
I _{FH}	Input Current, High Level	*6.3	15	mA
V _{CC}	Supply Voltage, Output	3.0	5.5	V
V _{EL}	Enable Voltage, Low Level	0	0.8	V
V _{EH}	Enable Voltage, High Level	2.0	V _{CC}	V
T _A	Operating Temperature	-40	+85	°C
N	Fan Out (TTL load)		8	
R _L	Output Pull-up Resistor	330	4K	Ω

^{*6.3} mA is a guard banded value which allows for at least 20% CTR degradation. Initial input current threshold value is 5.0 mA or less.

Electrical Characteristics ($T_A = -40$ °C to +85°C unless otherwise specified. Typical value is measured at $T_A = 25$ °C and $V_{CC} = 3.3V$)

Individual Component Characteristics

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
EMITTER	EMITTER					
V _F	Input Forward Voltage	I _F = 10 mA		1.4	1.8	V
		T _A = 25°C			1.75	
B _{VR}	Input Reverse Breakdown Voltage	I _R = 10 μA	5.0			V
C _{IN}	Input Capacitance	V _F = 0, f = 1 MHz		6.0		pF
ΔVF/ΔΤΑ	Input Diode Temperature Coefficient	I _F = 10 mA		-1.9		mV/°C
DETECTO	R		•			
I _{CCH}	High Level Supply Current	$V_E = 0.5 \text{ V}, I_F = 0 \text{ mA}, V_{CC} = 3.3 \text{ V}$		3.5	7	mA
I _{CCL}	Low Level Supply Current	$V_E = 0.5 \text{ V}, I_F = 0 \text{ mA}, V_{CC} = 3.3 \text{ V}$		3.2	10	mA
I _{EL}	Low Level Enable Current	$V_{CC} = 3.3 \text{ V}, V_{E} = 0.5 \text{ V}$			-1.6	mA
I _{EH}	High Level Enable Current	$V_{CC} = 3.3 \text{ V}, V_{E} = 2.0 \text{ V}$			-1.6	mA
V _{EH}	High Level Enable Voltage	$V_{CC} = 3.3 \text{ V}, I_F = 10 \text{ mA}$	2.0	1.27		V
V _{EL}	Low Level Enable Voltage	$V_{CC} = 3.3 \text{ V}, I_F = 10 \text{ mA (Note 2)}$		1.18	0.8	V

Switching Characteristics ($T_A = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = 3.3$ V, $I_F = 7.5$ mA unless otherwise specified. Typical value is measured at $T_A = 25^{\circ}C$ and $V_{CC} = 3.3$ V)

Symbol	AC Characteristics	Test Conditions	Min.	Тур.	Max.	Unit
T _{PLH}	Propagation Delay Time to Output High Level	$R_L = 350\Omega$, $C_L = 15 pF$ (Fig. 9) (Note 3)		65	90	ns
T _{PHL}	Propagation Delay Time to Output Low Level	$R_L = 350\Omega$, $C_L = 15 pF$ (Fig. 9) (Note 4)		43	75	ns
IT _{PHL} – T _{PLH} I	Pulse Width Distortion	$R_L = 350\Omega$, $C_L = 15 pF$ (Fig. 9)		23	25	ns
t _{PSK}	Propagation Delay Skew	$R_L = 350\Omega$, $C_L = 15 pF$ (Note 5)		31	40	ns
t _r	Output Rise Time (10-90%)	$R_L = 350\Omega$, $C_L = 15 pF (Fig. 9)(Note 6)$		22		ns
t _f	Output Fall Time (90-10%)	$R_L = 350\Omega$, $C_L = 15$ pF (Fig. 12) (Note 7)		3		ns
t _{ELH}	Enable Propagation Delay Time to Output High Level	$V_{EH} = 3 \text{ V}, R_L = 350\Omega, C_L = 15 \text{ pF}$ (Fig. 10) (Note 8)		47		ns
t _{EHL}	Enable Propagation Delay Time to Output Low Level	$V_{EH} = 3 \text{ V}, R_L = 350\Omega, C_L = 15 \text{ pF}$ (Fig. 10) (Note 9)		27		ns
CM _H	Common Mode Transient Immunity (at Output High Level)	$\begin{aligned} &R_L = 350\Omega, T_A = \! 25^{\circ}C, I_F = 0 mA, \\ &V_{OH} (Min.) = 2.0V, V_{CM} = 1,000 V \\ &(Fig. 11) (Note 10) \end{aligned}$	25,000	50,000		V/µs
CM _L	Common Mode Transient Immunity (at Output Low Level)	$R_L = 350\Omega$, $T_A = 25^{\circ}$ C, $I_F = 7.5$ mA, V_{OL} (Max.) = 0.8 V, $IV_{CM}I = 1,000$ V (Fig. 11) (Note 11)	25,000	50,000		V/µs

Transfer Characteristics ($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ Unless otherwise specified. Typical value is measured at $T_A = 25^{\circ}\text{C}$ and $V_{CC} = 3.3\text{V}$)

Symbol	DC Characteristics	Test Conditions	Min.	Тур.	Max.	Unit
Іон	High Level Output Current	$I_F = 250 \mu A, V_{CC} = 3.3 \text{ V}, V_O = 3.3 \text{ V}, V_E = 2.0 \text{ V} \text{ (Note 2)}$		0.01	50	μΑ
V _{OL}	Low Level Output Voltage	$V_{CC} = 3.3 \text{ V}, I_F = 5 \text{ mA}, I_{OL} = 13 \text{ mA}, V_E = 2.0 \text{ V} \text{ (Note 2)}$		0.3	0.6	V
I _{FT}	Input Threshold Current	$V_{CC} = 3.3 \text{ V}, V_{O} = 0.6 \text{ V}, I_{OL} = 13 \text{ mA}, V_{E} = 2.0 \text{ V} \text{ (Note 2)}$		1	5	mA

Isolation Characteristics ($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ Unless otherwise specified. Typical value is measured at $T_A = 25^{\circ}\text{C}$ and $V_{CC} = 3.3\text{V}$)

Symbol	Characteristics	Test Conditions	Min.	Тур.	Max.	Unit
I _{I-O}	Input-Output Insulation Leakage Current	Relative humidity = 45%, $T_A = 25$ °C, $t = 5$ s, $V_{I-O} = 3000$ VDC (Note 12)			1.0	μΑ
V _{ISO}	Withstand Insulation Test Voltage	$I_{IO} \le 2 \mu A, R_H < 50\%,$ $T_A = 25^{\circ}C, t = 1 min.(Note 12)$				V _{RMS}
	FOD060L		3750			
	FOD260L		5000			
R _{I-O}	Resistance (Input to Output)	V _{I-O} = 500 V (Note 12)		10 ¹²		Ω
C _{I-O}	Capacitance (Input to Output)	f = 1 MHz (Note 12)		0.6		pF

Notes

- The V_{CC} supply to each optoisolator must be bypassed by a 0.1μF capacitor or larger. This can be either a ceramic
 or solid tantalum capacitor with good high frequency characteristic and should be connected as close as possible
 to the package V_{CC} and GND pins of each device.
- 2. Enable Input No pull up resistor required as the device has an internal pull up resistor.
- 3. t_{PLH} Propagation delay is measured from the 3.75 mA level on the HIGH to LOW transition of the input current pulse to the 1.5V level on the LOW to HIGH transition of the output voltage pulse.
- 4. t_{PHL} Propagation delay is measured from the 3.75 mA level on the LOW to HIGH transition of the input current pulse to the 1.5V level on the HIGH to LOW transition of the output voltage pulse.
- 5. t_{PSK} is the worst case difference between t_{PHL} and t_{PLH} for any devices at the stated test conditions.
- 6. t_r Rise time is measured from the 90% to the 10% levels on the LOW to HIGH transition of the output pulse.
- 7. t_f Fall time is measured from the 10% to the 90% levels on the HIGH to LOW transition of the output pulse.
- 8. t_{ELH} Enable input propagation delay is measured from the 1.5V level on the HIGH to LOW transition of the input voltage pulse to the 1.5V level on the LOW to HIGH transition of the output voltage pulse.
- 9. t_{EHL} Enable input propagation delay is measured from the 1.5V level on the LOW to HIGH transition of the input voltage pulse to the 1.5V level on the HIGH to LOW transition of the output voltage pulse.
- 10. CM_H The maximum tolerable rate of rise of the common mode voltage to ensure the output will remain in the high state (i.e., $V_{OUT} > 2.0 \text{ V}$). Measured in volts per microsecond (V/ μ s).
- 11. CM_L The maximum tolerable rate of fall of the common mode voltage to ensure the output will remain in the low output state (i.e., $V_{OUT} < 0.8 \text{ V}$). Measured in volts per microsecond (V/μ s).
- 12. Device considered a two-terminal device: Pins 1, 2, 3 and 4 shorted together, and Pins 5, 6, 7 and 8 shorted together.

Typical Performance Curves

Fig. 1 Input Forward Current vs. Forward Voltage




Fig. 3 Low Level Output Voltage vs. Ambient Temperature




Fig. 5 Low Level Output Current vs. Ambient Temperature




Fig. 2 Input Threshold Current vs. Ambient Temperature




Fig. 4 High Level Output Current vs. Ambient Temperature





Fig. 6 Propagation Delay vs. Ambient Temperature



Typical Performance Curves

Fig. 7 Rise and Fall Times vs. Ambient Temperature





Fig. 8 Pulse Width Distortion vs.
Ambient Temperature






Fig. 9 Test Circuit and Waveforms for t_{PLH} , t_{PHL} , t_{r} and t_{f} .





Fig. 10 Test Circuit t_{EHL} and t_{ELH}.








Fig. 11 Test Circuit Common Mode Transient Immunity

Package Dimensions

Small Outline





Note:

All dimensions are in millimeters.


Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/


Package Dimensions (Continued)


DIP

Through Hole



0.4" Lead Spacing (Option T)






Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.


Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/

Package Dimensions (Continued)


SMT


Surface Mount - 0.3" Lead Spacing (Option S)







Recommended Land Pattern







Surface Mount - 0.4" Lead Spacing (Option TS)





Recommended Land Pattern





Note:

- 1. All dimensions are in millimeters.
- 2. Dimensions are exclusive of burrs, mold fash, and tie bar extrusion.

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.


Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/

Ordering Information

Part Number	Package	Packing Method
FOD060L	Small outline 8-pin	Tube (50 units per tube)
FOD060LR2	Small outline 8-pin	Tape and Reel (2.500 units per reel)
FOD260L	DIP 8-Pin	Tube (50 units per tube)
FOD260LS	SMT 8-Pin (Lead Bend)	Tube (50 units per tube)
FOD260LSD	SMT 8-Pin (Lead Bend)	Tape and Reel (1,000 units per reel)
FOD260LV	DIP 8-Pin, DIN EN/IEC 60747-5-2 option	Tube (50 units per tube)
FOD260LSV	SMT 8-Pin (Lead Bend), DIN EN/IEC 60747-5-2 option	Tube (50 units per tube)
FOD260LSDV	SMT 8-Pin (Lead Bend), DIN EN/IEC 60747-5-2 option	Tape and Reel (1,000 units per reel)
FOD260LTV	DIP 8-Pin, 0.4" Lead Spacing, DIN EN/IEC 60747-5-2 option	Tube (50 units per tube)
FOD260LTSV	SMT 8-Pin, 0.4" Lead Spacing, DIN EN/IEC 60747-5-2 option	Tube (50 units per tube)
FOD260LTSR2	SMT 8-Pin, 0.4" Lead Spacing	Tape and Reel (700 units per reel)
FOD260LTSR2V	SMT 8-Pin, 0.4" Lead Spacing, DIN EN/IEC 60747-5-2 option	Tape and Reel (700 units per reel)

Marking Information


Small Outline



Definitions		
1	Fairchild logo	
2	Device number	
3	One digit year code, e.g., '8'	
4	Two digit work week ranging from '01' to '53'	
5	Assembly package code	

Marking Information (Continued)


DIP and SMT



Defini	tions
1	Fairchild logo
2	Device number
3	VDE mark (Note: Only appears on parts ordered with DIN EN/IEC 60747-5-2 option – See order entry table)
4	Two digit year code, e.g., '11'
5	Two digit work week ranging from '01' to '53'
6	Assembly package code

Carrier Tape Specification

Small Outline




User Direction of Feed ----

Note:

All dimensions are in millimeters.

Carrier Tape Specification (Continued)


Option S



Symbol	Description	Dimension in mm
W	Tape Width	16.0 ± 0.3
t	Tape Thickness	0.30 ± 0.05
P ₀	Sprocket Hole Pitch	4.0 ± 0.1
D ₀	Sprocket Hole Diameter	1.55 ± 0.05
E	Sprocket Hole Location	1.75 ± 0.10
F	Pocket Location	7.5 ± 0.1
P ₂		2.0 ± 0.1
Р	Pocket Pitch	12.0 ± 0.1
A ₀	Pocket Dimensions	10.30 ±0.20
B ₀		10.30 ±0.20
K ₀		4.90 ±0.20
W ₁	Cover Tape Width	13.2 ± 0.2
d	Cover Tape Thickness	0.1 max
	Max. Component Rotation or Tilt	10°
R	Min. Bending Radius	30

Carrier Tape Specification (Continued)


Option TS



Symbol	Description	Dimension in mm
W	Tape Width	24.0 ± 0.3
t	Tape Thickness	0.40 ± 0.1
P ₀	Sprocket Hole Pitch	4.0 ± 0.1
D ₀	Sprocket Hole Diameter	1.55 ± 0.05
Е	Sprocket Hole Location	1.75 ± 0.10
F	Pocket Location	11.5 ± 0.1
P ₂		2.0 ± 0.1
Р	Pocket Pitch	16.0 ± 0.1
A ₀	Pocket Dimensions	12.80 ± 0.1
B ₀		10.35 ± 0.1
K ₀		5.7 ±0.1
W ₁	Cover Tape Width	21.0 ± 0.1
d	Cover Tape Thickness	0.1 max
	Max. Component Rotation or Tilt	10°
R	Min. Bending Radius	30


Reflow Profile

Small Outline



Reflow Profile (Continued)

DIP and SMT



Profile Freature	Pb-Free Assembly Profile	
Temperature Min. (Tsmin)	150°C	
Temperature Max. (Tsmax)	200°C	
Time (t _S) from (Tsmin to Tsmax)	60-120 seconds	
Ramp-up Rate (t _L to t _P)	3°C/second max.	
Liquidous Temperature (T _L)	217°C	
Time (t _L) Maintained Above (T _L)	60-150 seconds	
Peak Body Package Temperature	260°C +0°C / -5°C	
Time (t _P) within 5°C of 260°C	30 seconds	
Ramp-down Rate (T _P to T _L)	6°C/second max.	
Time 25°C to Peak Temperature	8 minutes max.	





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

FPS™ Auto-SPM™ F-PFS™ AX-CAPTM*
BitSiC® FRFET®

Global Power ResourcesM Green FPS™

Build it Now™ Green FPS™ e-Series™ CorePLUS™ CorePOWER**

GTO™ CROSSVOLT™ CTL™ Current Transfer Logic™ DEUXPEED®

Dual Cool™ EcoSPARK® EfficientM ax™ ESBC™ ®

Fairchild® FACT Quiet Series™ FACT® FAST® FastvCore™

Fairchild Semiconductor® FETBench™ FlashWriter®*

Gmax™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MIČROCOUPLER™ MicroFET** MicroPak™

MicroPak2™ MillerDrive™ MotionMa×™ Motion-SPM™ mWSaver™ OptoHiT™ OPTOLOGIC® OPTOPLANAR®

PDP SPM™

Power-SPM™ PowerTrench⁶ PowerXS™

Programmable Active Droop™ QFET®

QSTM Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™ SignalWise™

SmartMax™ SMART START™ SPM® STEALTH™ SuperFET® SuperSOT**3 SuperSOT™-6 SuperSOT™-8 SupreMOS[®] SyncFET™ Sync-Lock™ SYSTEM ...

The Power Franchise®

The Right Technology for Your Success™

per manchise

TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic[®] TINYOPTO" TinyPower™ TinyPV⁄M™ TinyWire™ TranSiC® TriFault Detect™ TRUECURRENT®* μSerDes™

UHC Ultra FRFET™ UniFET™ **VCXTM** VisualMax™ XS™

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN. WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors

PRODUCT STATUS DEFINITIONS

Definition of Terms

Definition of Terms		
Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 154