# Assignment 2: The Making Of An IDIOT Implementor's Notes

Dylan Wright dylan.wright@uky.edu Casey O'Kane casey.okane@uky.edu

Abstract—Goal of this assignment involved the implementation of the IDIOT instruction set using the AIK assembler, the Verilog Hardware Design Language and detailed test plan to exhaustively test the different components and logic of the design.

#### I. TESTING

#### A. Instruction Set Architecture

In order to test the IDIOT instruction set specification a test framework was implemented. This framework is in the IDIOT/ directory. The framework consists of the following files:

I) aik.py: To automatically test files aik.py sends a PUSH request to the AIK cgi program. The returned html page is parsed and each section is output. The .text and .data sections are sent to stdout and the assembler messages are sent to stderr. This method is not ideal, an AIK executable would be preferable. Sample run:

2) diss.py: To make test results human readable, diss.py disassembles a .out file (the .text and .data segment of the output of aik.py). The code is converted to binary and displayed in tabular format. Sample run:

3) test.sh: This file can be used to test each .idiot file in the progs/ directory. This script runs each file through AIK and compares the output to the expected output. .text and .data segment expected output should be placed in a file with the same name as the program and a .expected.out file extension. Expected assembler messages should be placed in a file with a .expected.err extension. The test script will report the number of passed, failed and possibly failed tests. This test framework was adapted from a script provided by Dr. Jaromczyk in the Fall 2015 CS 441G: Compilers course. Sample run:

\$ ./test

# B. Verilog Modules

Every Verilog module included in the provided tarball has an associated testbench file, as denoted by the \*\_tb.v extension that is used for each module.

# II. GENERAL APPROACH

Due to the complex nature of this assignment, the general approach first involved forming a top down design, a comprehensive finite state machine (FSM) for the ISA instructions and then a far more specific FSM. Diagrams were created for these designs and they can be found as **Figures 1**, **2**, **3**, **and 4** respectively in the **Appendix** of this report.

One key decision that was made over the course of this project included the decision to select a Harvard Architecture as a model for the memory unit rather than a Von Neumann model. The group ultimately decided to go with this method as it would allow them to simultaneously read or write instructions to or from memory. This decision is reflected in the AIK specification that was created IDIOT\_Specv found in the IDIOT directory of the provided tarball).

After constructing the top down design, the AIK specification for the project was formed as <code>IDIOT\_Spec</code>. This specification primarily involved specifying IDIOT ISA instructions using the conventions discussed discussed in class, for example all floating point instructions are actually system calls (or HALTs) which can be implemented as a special case of the jz instruction.

Once the AIK specification was created, skeleton modules alu.v, control.v, memory.v, processor.v, and register\_file.v followed. Initially these files were written with basic functionality and later expanded using a top level approach, by then setting up processor.v and the completing the modules that it instantiates. signals.v contains many of the signals that would be used to communicate between devices along with a few global constants utilized throughout the Verilog code (the 16 bit register constant WORD for example).

Speaking more to processor.v, it instantiates the other necessary modules and then uses one level sensitive and two edge sensitive always blocks to simulate the processor. The specifics of these operations are detailed in the diagrams represented in the **Appendix** of these notes

After completing all of the mentioned modules, associated test benches were constructed as stated in **B. Verilog Modules** of the **Testing** portion of these notes and issues were resolved as they arose.

#### III. ISSUES

# A. Parts not implemented

Currently, all parts of the assignment have been implemented to a degree there are just a few concerns surrounding wire values in certain test cases.

Also, there will probably be more extensive tests implemented prior to the completion of the project.

I don't think we're going to include source with this particular commit though so we're going to go ahead and say that nothing works so that we can get the 50% or whatever for the project in case things go terribly terribly awry.

# B. Possible Errors

We're still in the early stages of testing so there is the possibility of many things being incorrect. This is something that I will fill in with more detail as we further approach completion with the testing of the assignment.

Also, it might help to view the following **Notable Workarounds** section of this section, that might be another location were a problem might arise.

#### C. Notable Workarounds

1) Instruction Register Assignment: In processor.v, when assigning to the instruction register, it was decided that rather than storing the value stored on the Bus, that the value stored in the MDR should be used as the IR only reads from the MDR anyway.

**APPENDIX** 

Notable Diagrams




Fig. 1. Top Down Design




Fig. 2. General FSM




Fig. 3. Detailed FSM without Jump Operations




Fig. 4. Detailed FSM with Jump Operations