


WSL Phase 8 rev-B — Test-Point Map (TPs are NOT silkscreened)

Top view (component side). Orient the board so J2 / J1 / J14 are along the TOP edge — then this map matches what you see. 1.5 mm square exposed pads.


BOARD OVERVIEW (250 × 225 mm)



TP block sits just BELOW J13, LEFT of the relays → see detail at right


TEST-POINT DETAIL (the 16 pads)

Board held with J2/J1/J14 up; reading left→right.



FIELD domain (isolated) — separate pair, lower-LEFT corner

Below J5, across the isolation gap from the logic block. Reference these to TP5, never TP2.



The three that matter most for the safety checks

- TP1 VCC_5V ↔ TP2 GND — must NOT be shorted
- TP5 FIELD_GND ↔ TP2 GND — must be OPEN (isolation barrier)
- TP4→TP5 ≈ +5 V isolated once U37 is powered