




POWER – parallel diode-OR (pinmap §4n), no regulator. VIN abs max 17 V: 12 V adapters yes, 18 V no.



Rail = VIN (≈ 8.6 V battery / ≈ 11.6 V adapter). Battery – returns via the OUT ring (the power switch).

DAISY SEED3 – pin numbers per daisy/board.h. Unused GPIO marked NC.




FOOTSWITCHES – panel-mounted momentary SPST on JST 2-pin leads. 10k pull-up + 100n. LEFT = bypass (D25), RIGHT = tuner (D21).




USB: the Seed's own USB-C port via the panel extender – no board connection (D29/D30 NC).


FRONT END CH A – Seed3 Fig 3.3 (RF stopper · unity follower · pole+pad · inverting unity 100pF/53n, Vref = rev D 2.7 V. Rin 1 M (K&K 24.5 nF → 6.5 Hz).



STATUS LEDs – D19 = bypass/engaged, D20 = looper/record. 3 mm through the face; shape/position distinguish them, not colour.



microSD – push–push socket ON THE SDMMC PINS (D1–D6). Bit–bang SPI fallback = 4 pin numbers in sd_spi.h: CS=D1 MOSI=D5 SCK=D6 MISO=D4 (brief §3.7).




TEST POINTS – every pad has an adjacent GND pad on the layout (feedback_design_for_probeability).



OUTPUT – Seed3 Fig 3.6 instrum-level stage, UNITY ($R_{in} = R_{f1} 15k$, R_{f2} OR link; fit 18k for +7 dB). 100R source, 10u/10k out. OUT ring = battery –.

VREF – rev D bias: 1 M / 470 k from +9VA → 2.7 V. Buffered by U3B.



OP-AMP POWER – +9VA / AGND, 100n at each chip.

