

Utilizing the Latest Features of Intel's Performance Monitoring Unit

Scalable Tools Workshop 2019

Michael Chynoweth – Intel Fellow

Contributors: Patrick Konsor, Sneha Gohad, Joe Olivas, Vishnu Naikawadi, Andi Kleen, Ahmad Yasin



Agenda

- Timed Last Branch Records
 - Tagging and explaining microarchitectural issues
- Eliminating frequent Performance Monitoring Interrupts
 - Extended Performance Event Based Sampling
 - Adaptive Performance Event Based Sampling
 - Reduction in overhead from Extended PEBS

Timed Last Branch Record HW Timing

	63	62	61	60:48	47:16	15:0	Exact core
LBR_FROM_IP	SIGN_EXT (bit 47)				LBR FROM address		clock
LBR_TO_IP	SIGN_EXT (bit 47)				LBR TO address		taken
LBR_INFO	MISPRED	IN_TX	TSX_ABORTED		Reserved	cycle-count (*)	branches

Given a block of code:

```
-3ae0: push rbp
3ae1: mov rbp,rsp
3ae4. push r15
3ae6: push r14
3ae8: push rbx
3ae9: push rax
```

Get

core

clock

timing

for this

code

```
3aea: mov rbx,qword ptr [rdi+28]
3aee: mov r15,qword ptr [rdi+30]
```

```
3af2: mov r14d,1
3af8: cmp rbx,r15
_3afb: jz 3b14
```

How long does it take to code to run LBR can give us individual timings:

```
3, 55, 26, 17, 8, 16, 6, 49, 24, 3, 23,116, 3, 3, 5, 15, 3, 19, 6, 26, 21, 2, 49, 146, 6, 17, 29, 19, 11, 147, 23, 3, 30, 7, 23, 19
```


Average: ~25 cycles

But the devil is in the details



LBR Hardware Timing Histogram


Putting all those LBR timings together shows patterns



LBR Timing Histogram


Putting all those LBR timings together shows patterns

What behavior causes these spikes in time?



Timing Occurrences vs Cost


Cost is % of total cycles spent in each bucket



Timing Occurrences vs Cost


Cost is % of total cycles spent in each bucket

Both occurrences and cost of a spike are important to understand cause



Attributing LBR Timing to Events


Spike	Count	Cost	Metric	Count	Per Trip
3	12.1%	1.4%	Hit Count	1.40E+09	N/A
6	9.9% ∢-	2:4%	 Precise L2 Hits	1.52E+08	10.8%
22	6.5% ◄-	5 .7 %	 Precise L3 Hits	9.20E+07	6.6%
>= 100	5.4% <-	4 0. 7%	 Precise L3 Misses	3.68E+07	2.6%



- LBR timing sample frequency is well correlated with load cache counters
- Model won't know explicitly if a superblock has loads or how many

Attributing LBR Timing to Events

Spike	Count	Cost	Metric	Count	% Cycles
3	12.1%	1.4%	CPU_CLK_UNHALTED.THREAD	2.76E+10	100%
6	9.9%	2.4% -	 Cycles L2 Hit (Derived)	4.60E+08	1.7%
22	6.5%	5.7% ◆-	 Cycles L3 Hit (Derived)	1.93E+09	7.0%
>= 100	5.4%	40.7% ◆-	 Cycles L3 Miss	9.48E+09	34.3%



- Spike cost well correlated with CYCLE_ACTIVITY counters
- LBR-based spike cost may be more accurate estimate of L3 miss cost

Frequent Performance Monitoring Interrupts (PMI) For Profiling are Intrusive and Evil

- Expensive way to profile an application
 - Each PMI requires ~5-10k cycles depending on tool, platform, OS
- Profiling at sub-millisecond granularities becomes costly with PMIs
 - 8 programmable and 4 fixed counters overflowing sub-millisecond
- Suffers from blind spots when interrupts masked
 - Forces tools/OS to support non-maskable interrupts for profiling
- Run code and data particular to the interrupt handler
 - Can perturb every microarchitectural state on the system

Goal is to eliminate necessity of frequent performance monitoring interrupts

Extended Processor Event Based Sampling (PEBS)

- Introduced in Ice Lake and Tremont
- Supports output of all programmable and fixed counters without PMI
- Move Precise Distribution of Instructions Retired to fixed ctr0
- Advantages
 - More precise event attribution
 - Avoids need for an expensive interrupt
 - Avoids "blind spots" when interrupts masked (without NMIs)


#1 Performance Monitoring Interrupt (PMI) Costs ~8k cycles **Event** Overflows **Now Have** 2 Choices #2 PEBS Assist

No Interrupt

~500 cycles

Costs estimated at

Extended Processor Event Based Sample Improves Tagging to Correct Issue




Extended Processor Event Based SamplingHas Better Tagging to Problematic Instruction



Adaptive Processor Event Based Sampling


- Control information in PEBS buffer
 - Everything but basic information is optional
 - Only collect what is needed
- Adds Last Branch Records and XMMs
 - Greatly reduces cost of collection on 96
 LBRs entries needed to be read
 - Collect multiple PEBS Buffers on PMI

PEBS Buffer will have option to collect _____ LBR for lower overhead and higher sampling



Collection Overhead Reduced by Extended PEBS

Collecting Reference Clocks at Extremely High Sampling Rates (10K Sample After Value)



Overhead Collection —Interrupts/s

Conclusions

- Timed Last Branch Records are close to uncovering exact cost of microarchitectural issues
- Extended Performance Event Based Sampling
 - More precise tagging of performance issues and events
 - Allows for more frequent sampling with lower overhead
- Adaptive Performance Event Based Sampling
 - Allows users to only collect what is required in PEBS buffer