
Register Allocation



Register Allocation

- Motivation
 - → Registers much faster than memory
 - \rightarrow Limited number of physical registers
 - → Keep values in registers as long as possible
 - Minimize number of load / store statements executed
- Register allocation & assignment
 - \rightarrow For simplicity
 - Assume infinite number of virtual registers
 - \rightarrow Decide which values to keep in finite # of virtual registers
 - \rightarrow Assign virtual registers to physical registers

CS430 3

Register Allocation

The Task

- At each point in the code, pick the values to keep in registers
- Insert code to move values between registers & memory
 - \rightarrow No transformations (leave that to scheduling)
- Minimize inserted code
 - \rightarrow Use both dynamic & static measures
- Make good use of any extra registers

Allocation versus assignment

- Allocation is deciding which values to keep in registers
- Assignment is choosing specific registers for values
- This distinction is often lost in the literature

The compiler must perform both allocation & assignment

Register Allocation Approaches

Local allocation

(within basic blocks)

- → Top-down
 - Assign registers by frequency
- \rightarrow Bottom-up
 - Spill registers by reuse distance
- Global allocation

(across basic blocks)

- \rightarrow Top-down
 - Color interference graph
- \rightarrow Bottom-up
 - Split live ranges

CS430

5

Local Register Allocation

What's "local"?

(as opposed to "global")

- → A local transformation operates on basic blocks
- \rightarrow Many optimizations are done locally
- Does local allocation solve the problem?
 - \rightarrow It produces decent register use inside a block
 - \rightarrow Inefficiencies can arise at boundaries between blocks
- How many passes can the allocator make?
 - \rightarrow This is an off-line problem
 - \rightarrow As many passes as it takes
- Memory-to-memory vs. register-to-register model
 - → Code shape and safety issues

CS430

6

Register Allocation

Can we do this optimally? (on real code?)

Local Allocation

- Simplified cases \Rightarrow O(n)
- Real cases ⇒ NP-Complete

Local Assignment

Global Assignment

· NP-Complete

- Single size, no spilling $\Rightarrow O(n)$
- Two sizes ⇒ NP-Complete

Global Allocation

- NP-Complete for 1 register
- NP-Complete for k registers (most sub-problems are NPC, too)

Real compilers face real problems

CS430

Observations

Allocator may need to reserve registers to ensure feasibility

- Must be able to compute addresses
- Requires some minimal (feasible) set of registers, F
 - \rightarrow *F* depends on target architecture
- Use these registers only for spilling (set them "aside", i.e., not available for register assignment)

Notation:

k is the number of registers on the target machine

7

What if k - F < |values| < k?

- The allocator can either
 - \rightarrow Check for this situation
 - \rightarrow Accept the fact that the technique is an approximation

Observations

A value is live between its definition and its uses

- Find definitions $(x \leftarrow ...)$ and uses $(y \leftarrow ... \times ...)$
- From definition to last use is its live range
 - → How does a second definition affect this?
- Can represent live range as an interval [i,j] (in block)
 - → live on exit

Let *MAXLIVE* be the maximum, over each instruction *i* in the block, of the number of values (pseudo-registers) live at *i*.

- If MAXLIVE ≤ k, allocation should be easy
- If MAXLIVE ≤ k, no need to reserve F registers for spilling
- If MAXLIVE > k, some values must be spilled to memory

Finding live ranges is harder in the global case

CS430

9

ILOC Instruction Set

Operati	on			Meaning	Latency
load	r1		⇒ r2	MEM(r1) → r2	2
store	r1		\Rightarrow r2	r1 → MEM(r2)	2
loadl	C		\Rightarrow r1	c → r1	1
add	r1,	r2	\Rightarrow r3	r1 + r2 →r3	1
sub	r1,	r2	\Rightarrow r3	r1 – r2 → r3	1
mult	r1,	r2	\Rightarrow r3	r1 x r2 → r3	1
Ishift	r1,	r2	\Rightarrow r3	r1 << r2 → r3	1
rshift	r1,	r2	\Rightarrow r3	r1 >> r2 → r3	1
output	C			print out MEM(c)	1

Assume a register-to-register memory model, with 1 class of registers. Latencies are important for instruction scheduling, not register allocation and assignment

ILOC Example

> Sample code sequence

```
1028
                                            // r1 ← 1028
loadI
                              \Rightarrow r1
                                            // r2 \leftarrow MEM(r1) == y
load
                r1
                              \Rightarrow r2
                                           // r3 \leftarrow 1028 \cdot y
mult
                r1, r2 \Rightarrow r3
loadI
                              \Rightarrow r4
                                           // r4 ← 5
                r4, r2 \Rightarrow r5
                                           // r5 \leftarrow 5 - y
sub
loadI
                              \Rightarrow r6
                                           // r6 ← 8
                                          // r7 \leftarrow 8 \cdot (5 - y)

// r5 \leftarrow 8 \cdot (5 - y) - (1028 \cdot y)

// MEM(r1) \leftarrow 8 \cdot (5 - y) - (1028 \cdot y)
mult
                r5, r6 \Rightarrow r7
sub
                r7, r3 \Rightarrow r8
                r8
                              \Rightarrow r1
store
```

CS430

11

ILOC Example - Live Ranges

Live range for r1

```
loadI
               1028
                                    // r1
                          \Rightarrow r1
2
                                    // r1 r2
   load
               r1
                          \Rightarrow r2
3
4
5
               r1, r2 \Rightarrow r3
                                    // r1 r2 r3
   mult
   loadI
               5
                          \Rightarrow r4
                                    // r1 r2 r3 r4
   sub
               r4, r2 \Rightarrow r5
                                    // r1
                                              r3
                                                      r5
6
                                                       r5 r6
   loadI
                          \Rightarrow r6
                                    // r1
                                               r3
               r5, r6 \Rightarrow r7
   mult
                                    // r1
                                               r3
8
   sub
               r7, r3 \Rightarrow r8
                                    // r1
9
   store
               r8
                          \Rightarrow r1
```

NOTE: live sets on exit of each instruction

CS430

12

ILOC Example - Live Ranges

Live range for r2

```
loadI
                1028
                                    // r1
                          \Rightarrow r1
2
3
4
5
6
                                    // r1 r2
   load
               r1
                          \Rightarrow r2
                                    // r1 r2 r3
   mult
               r1, r2 \Rightarrow r3
   loadI
                          \Rightarrow r4
                                    // r1 r2 r3 r4
               r4, r2 \Rightarrow r5
                                    // r1 r3
   sub
   loadI
                          \Rightarrow r6
                                    // r1
                                               r3
                                                       r5 r6
7
   mult
               r5, r6 \Rightarrow r7
                                    // r1
                                              r3
8
                                    // r1
   sub
                r7, r3 \Rightarrow r8
                                    //
9
                r8
                          \Rightarrow r1
   store
```

NOTE: live sets on exit of each instruction

CS430

13

ILOC Example - Live Ranges

Live range for r3

```
loadI
               1028
                                    // r1
                          \Rightarrow r1
2
                                    // r1 r2
   load
               r1
                         \Rightarrow r2
3
4
5
               r1, r2 \Rightarrow r3
                                    // r1 r2 r3
   mult
   loadI
               5
                         \Rightarrow r4
                                    // r1 r2 r3 r4
               r4, r2 \Rightarrow r5
   sub
                                    // r1
                                             r3
                                                     r5
6
                                    // r1
                                                      r5 r6
   loadI
                          \Rightarrow r6
                                              r3
               r5, r6 \Rightarrow r7
7
   mult
                                    // r1
                                              r3
8
   sub
               r7, r3 \Rightarrow r8
                                    // r1
9
   store
               r8
                         \Rightarrow r1
```

NOTE: live sets on exit of each instruction

Top-down Versus Bottom-up Allocation

Top-down allocator

- Work from external notion of what is important
- · Assign registers in priority order
- Register assignment remains fixed for entire basic block
- Save some registers for the values relegated to memory (feasible set F)

Bottom-up allocator

- Work from detailed knowledge about problem instance
- Incorporate knowledge of partial solution at each step
- Register assignment may change across basic block
- Save some registers for the values relegated to memory (feasible set F)

CS430 15

Bottom-up Allocator

The idea:

- Focus on replacement rather than allocation
- Keep values "used soon" in registers

Algorithm:

- Start with empty register set
- Load on demand
- When no register is available, free one

Replacement:

- Spill the value whose next use is farthest in the future
- Prefer clean value to dirty value
- Sound familiar? Think cache line / page replacement ...

Spill code

CS430

- A virtual register is spilled by using only registers from the feasible set (F), not the allocated set (K-F)
- How to insert spill code, with F = {f1, f2, ...}?
 - → For the definition of the spilled value (assignment of the value to the virtual register), use a feasible register as the target register and then use an additional register to load its address in memory, and perform the store:

```
add r1, r2 \Rightarrow r3 add r1, r2 \Rightarrow f1 loadI @f \Rightarrow f2 // value lives at memory location @f store f1 \Rightarrow f2
```

→ For the use of the spilled value, load value from memory into a feasible register:

```
loadI @f \Rightarrow f1 // value lives at memory location @f load f1 \Rightarrow f1 add f1, r2 \Rightarrow r3
```

• How many feasible registers do we need for an add instruction? $^{CS430} \rightarrow ^{2}$

ILOC Example - Bottom-up Allocation

Bottom up (3 physical registers: ra, rb, rc)

```
register allocation and
                                                assignment(on exit)
  source code
                             life ranges
                                                         rb
                                                                 rc
1 loadI
             1028
                              // r1
                     \Rightarrow r1
                              // r1 r2
2 load
             r1
                     \Rightarrow r2
                                                r1
                                                         r2
3 mult
             r1, r2 \Rightarrow r3
                              // r1 r2 r3
                                                         r2
                                                r1
                                                                 r3
4 loadI
             5
                     ⇒ r4
                              // r1 r2 r3 r4
                                               r4
                                                         r2
                                                                 r3
5 sub
                                               r4
             r4, r2 \Rightarrow r5
                              // r1 r5 r3
                                                         r5
                                                                 r3
  loadI
                              // r1 r5 r3 r6
                                                         r5
                                                                 r3
6
                     ⇒ r6
                                                r6
7
                              // r1 r7 r3
                                                         r7
                     \Rightarrow r7
                                                                 r3
  mult
             r5, r6
                                                r6
                              // r1 r8
8
                                                         r8
                                                                 r3
  sub
             r7, r3
                     ⇒ r8
                                                r6
9 store
                                                         r8
                                                                 r3
             r8
                     ⇒ r1
                              r1
```

Part of r1 live range spilled

Note: this is only one possible allocation and assignment!

18


ILOC Example - Bottom-up Assignment

Bottom up (3 physical registers: ra, rb, rc)


				register allocation of assignment(on ex			
	source c	ode		ra	rb	rc	
1	loadI	1028	⇒ r1	r1			
2	load	r1	⇒r2	r1	r2		
3	mult	r1, r2	\Rightarrow r3	r1	r2	r3	
4	loadI	5	⇒r4	r4	r2	r3	
5	sub	r4, r2	\Rightarrow r5	r4	r5	r3	
6	loadI	8	⇒r6	r6	r5	r3	
7	mult	r5, r6	\Rightarrow r7	r6	r7	r3	
8	sub	r7, r3	\Rightarrow r8	r6	r8	r3	
9	store	r8	\Rightarrow r1	r1	r8	r3	

Let's generate code now!


CS430 19





> Bottom up (3 physical registers: ra, rb, rc)




For written registers, use current register assignment









```
ILOC Example - Bottom-up Assignment
> Bottom up (3 physical registers: ra, rb, rc)
                                                register allocation and
                                                   assignment(on exit)
       source code
                                                   ra
                                                           rb
                                                                    rc
    1 loadI
                 1028
                         \Rightarrow ra
                                                   r1
    2 load
                                                            r2
                         \Rightarrow rb
                                                   r1
                 ra
    3 mult
                 ra, rb
                                                           r2
                                                                    r3
                                                   r1
                        \Rightarrow rc
                                  spill code
                                                           r2
                                                                    r3
       store
                 ra
                         ⇒ 10
                                                   r1
    4 loadI
                                                   r4
                                                           r2
                                                                    r3
                 5
                         \Rightarrow ra
    5 sub
                                                           r5
                 ra, rb
                                                   r4
                                                                    r3
                        ⇒rb
                                                           r5
    6 loadI
                         \Rightarrow ra
                                                   r6
                                                                    r3
                                                           r7
    7 mult
                                                                    r3
                 rb, ra \Rightarrow rb
                                                   r6
                                                           r8
    8 sub
                 rb, rc \Rightarrow rb
                                                   r6
                                                                    r3
       load*
                 10
                         \Rightarrow ra
                                  spill code
                                                   r1
                                                           r8
                                                                    r3
    9 store
                 r8
                                  *NOTILOC*
                                                           r8
                                                                    r3
                         ⇒ r1
                                                   r1
                               Insert spill code
                                                                    25
CS430
```

➤ Bo	ttom up	(3 physi	cal reai	sters: ra, rb,	rc)		
		(° p.,/-			register allocation an assignment(on exit		
	source	code			ra	rb	rc
1	loadI	1028	⇒ra		r1		
2	load	ra	\Rightarrow rb		r1	r2	
3	mult	ra, rb	\Rightarrow rc		r1	r2	r3
	store*	ra	\Rightarrow 10	spill code	r1	r2	r3
4	loadI	5	\Rightarrow ra	·	r4	r2	r3
5	sub	ra, rb	\Rightarrow rb		r4	r5	r3
6	loadI	8	\Rightarrow ra		r6	r5	r3
7	mult	rb, ra	\Rightarrow rb		r6	r7	r3
8	sub	rb, rc	\Rightarrow rb		r6	r8	r3
	load*	10	\Rightarrow ra	spill code	r1	r8	r3
9	store	rb	\Rightarrow ra		r1	r8	r3

Top-down Allocator

The idea:

- Keep busiest values in a register
- Use the feasible (reserved) set, F, for the rest

Algorithm:

- Rank values by number of occurrences
- Allocate first k F values to registers
- Rewrite code to reflect these choices

SPILL: Move values with no register into memory (add LOADs & STOREs)

27

CS430

ILOC Example - Top-down Allocation

```
Top down (3 physical registers: ra, rb, rc)
                                                           Note that this
                                                           assumes that an
                  1028
       loadI
                          \Rightarrow r1
                                   // r1
                                                           extra register is
    2
                                   // r1 r2
       load
                 r1
                          \Rightarrow r2
                                                           not needed for
    3
                  r1, r2 \Rightarrow r3
                                   // r1 r2 r3
       mult
                                                           save/restore
    4
                          \Rightarrow r4
                                   // r1 r2 r3 r4
       loadI
    5
       sub
                  r4, r2 \Rightarrow r5
                                   // r1
                                            r3
                                                   r5
    6
       loadI
                          \Rightarrow r6
                                   // r1
                                             r3
                                                   r5 r6
                                   // r1
       mult
                  r5, r6
                          ⇒ r7
                                             r3
                  r7, r3 \Rightarrow r8
    8
       sub
                                   // r1
    9
       store
                          \Rightarrow r1
   ➤ Consider
       -# of occurrences of virtual register (most important)
            -Fewer → better spill candidate
            -r1=3, r2=2, r3=2, r4=2, r5=2, r6=2, r7=2, r8=2
       -Length of live range (tie breaker)
            -Longer → better spill candidate
                                                                        28
CS430
            -r1=8, r2=3, r3=5, r4=2, r5=2, r6=1, r7=1, r8=1
```

ILOC Example - Top-down Assignment

Top down (3 physical registers: ra, rb, rc) Note that this assumes that an loadI 1028 // r1 \Rightarrow ra extra register is 2 // r1 r2 load \Rightarrow rb ra not needed for $ra, rb \Rightarrow rc$ // r1 r2 r3 mult save/restore store* // spill code rc **⇒ 10** // r1 r2 r3 r4 loadI \Rightarrow rc 5 $rc, rb \Rightarrow rb$ // r1 r3 sub r5 r6 loadI \Rightarrow rc // r1 r3 mult $rb, rc \Rightarrow rb$ // r1 r3 load* // spill code 10 \Rightarrow rc $rb, rc \Rightarrow rb$ // r1 r8 sub // 9 store rb

➤Insert spill code for every occurrence of spilled virtual register in basic block

CS430 29

Register Allocation Approaches

- Local allocation (within basic blocks)
 - \rightarrow Top-down
 - Assign registers by frequency
 - → Bottom-up
 - Spill registers by reuse distance
- Global allocation ← (across basic blocks)
 - \rightarrow Top-down
 - Color interference graph
 - $\rightarrow \ \text{Bottom-up}$
 - Split live ranges


Global Register Allocation - Top Down

- Register coloring
 - \rightarrow Maps register allocation to graph coloring
 - → Major steps
 - 1. Global data-flow analysis to find live ranges
 - 2. Build and color interference graph
 - 3. If unable to find coloring, spill registers & repeat


CS430 31

Global Live Ranges

- Definition
 - \rightarrow All definitions which reach a use...
 - \rightarrow ...plus all uses reached by these definitions



 \rightarrow A single virtual register may comprise several live ranges



ightarrow Live ranges delineate when variables need to be stored in the same physical register to avoid extra code

Interference

- Using live ranges, an interference graph is constructed where
 - \rightarrow Vertices represent live ranges
 - \rightarrow Edges represent interferences between live ranges
 - Both ranges are live at same point
 - Cannot occupy the same register
 - → Coloring represents register assignment
 - One color per register
- Using a graph coloring abstraction subtly changes the problem
 - \rightarrow Justified by need to separate optimization and allocation

CS430 33

Building the Interference Graph

- Algorithm
 - \rightarrow At each point p in the program
 - Add edge (x,y) for all pairs of live ranges x, y live at p
- Example









CS430

34

Coloring

- · Graph coloring
 - → Given graph, find assignment of colors to each node
 - Such that no neighbors have the same color
 - → Determining whether a graph has a k-coloring
 - Is NP-hard for k > 2
- Register coloring
 - \rightarrow Find a legal coloring given k colors
 - \rightarrow Where k is the number of available registers

CS430 35

Graph Coloring Through Simplification


· Coloring algorithm

[Chaitin et al., 1981]


- 1. Repeatedly remove nodes with degree < k from graph
 - Push nodes onto stack
- 2. If every remaining node is degree $\geq k$
 - Spill node with lowest spill cost
 - Remove node from graph
- 3. Reassemble graph with nodes popped from stack
 - As each node is added to graph
 - Choose a color differing from its neighbors

Graph Coloring Example

- Given interference graph and 3 registers
- Simplify graph by removing nodes with < 3 neighbors
 → Push nodes onto stack




- Reassemble graph by popping nodes from stack
 - \rightarrow Assigning colors not used by neighbors



CS430 37

Graph Coloring

- Given interference graph and 2 registers
- Simplify graph by removing nodes with < 2 neighbors
 - \rightarrow No such node, must spill node with lowest spill cost
- Remaining nodes can then be simplified & colored



• Can we do better?

 \rightarrow Yes!







38

CS430


Optimistic Graph Coloring

- Optimistic coloring algorithm [Briggs et al., 1989]
 - \rightarrow Remove nodes with degree < k from graph (pop onto stack)
 - \rightarrow If every node has degree > k
 - Remove node with lowest spill cost (pop onto stack)
 - ightarrow Reassemble graph with nodes popped from stack
 - Spill node if it cannot be colored
- Optimistic coloring defers spilling decision
 - \rightarrow Helps if neighbors of node
 - · Are the same color
 - Have already been spilled


CS430 39

Optimistic Graph Coloring

- Given interference graph and 2 registers
- Simplify graph by removing nodes with < 2 neighbors
 - \rightarrow No such node, remove node with lowest spill cost
 - \rightarrow Continue graph simplification



- Reassemble graph by popping nodes from stack
 - \rightarrow Assigning colors not used by neighbors



CS430

Spill Code

- Inserted when too few registers to hold all live ranges
 - \rightarrow Insert load before use
 - \rightarrow Insert store after definition
- Effects
 - \rightarrow Breaks live range into many small live ranges
 - \rightarrow Reduces chance of interference
 - \rightarrow Expensive
 - Introduces load / store instructions
 - For each use / def instruction in live range


CS430 41

Spill Cost

- · Need to decide which live range to spill if needed
- Two metrics to consider
 - \rightarrow Cost of spill
 - Cost of load / store instructions inserted
 - → Decrease in interference
 - Reduce need for more spills

Spill Cost

Possible cost functions



Assumes 10 loop iterations

[Chaitin et al., 1981]

Possible cost estimate heuristics

- \rightarrow Cost / degree
- \rightarrow Cost / (degree * degree)
- → Etc...

CS430 43


Allocation with Spilling

- One approach
 - → Apply different cost estimate heuristics
 - Pick best result
 - → Assumptions
 - Building interference graph is highest expense
 - Spill cost estimates can be calculated inexpensively
- Reducing spill code by recognizing special cases
 - → Value modified (dirty)
 - Store register value to memory, reload for use
 - → Read-only value (clean)
 - Reload from memory for use
 - → Constant value (rematerializable)
 - Recompute value (no need for memory load!)

Global Register Allocation - Bottom Up

- Live range splitting
 - \rightarrow Insert copies to split up live ranges
 - Hopefully reduces need for spilling
 - → Also controls spill code placement
 - Spill code generated at copies
- Examples







CS430 45


Global Register Allocation - Bottom Up


- Coalescing (subsumption)
 - \rightarrow Allocate source and destination of copy to same register
 - To eliminate register-to-register copies
 - \rightarrow Combines live ranges
 - \rightarrow Can reverse unnecessary splits
- Examples











Combining Instruction Scheduling & Register Allocation

- Allocation before scheduling
 - → Register assignment introduces dependences
 - Anti & output dependences
 - → Reduces freedom of instruction scheduling
- Example

CS430 49

Combining Instruction Scheduling & Register Allocation

- Scheduling before allocation
 - \rightarrow Lengthens live range of virtual registers
 - \rightarrow Increases register pressure
 - May cause spills
 - \rightarrow Still need to schedule spill code after allocation
- Example

Scheduling and Allocation Are Interdependent

- · Conflicting goals for scheduling & allocation
- Some possible solutions
 - → Assigning registers
 - First fit
 - Lowest available register number
 - Reduces total number of registers used
 - Round robin
 - Cycle through all registers
 - Reduces memory-related dependences

CS430 51

Scheduling and Allocation Are Interdependent

- More possible solutions
 - → Change ordering
 - Postpass allocate then schedule
 - Prepass schedule then allocate
 - Multipass schedule, allocate, schedule
 - → Integrated prepass scheduling
 - Schedule instructions first as preparation
 - Bias schedule to reduce local register pressure
 - Allocate registers after scheduling