Version In

Fall 2015: COMP 7300 Advanced Computer Architecture

Test 2 (100 pts)

Grading policy:

1/4 Credit for correct answer only

³/₄ Credit for well written and solid justification/facts/arguments. Show your work.

For Test 2, we assume a CPU with a 32-bit address bus.

A) Cache

1) (8 points) We consider a 2-way associative 32 KB cache with 4 KB blocks. The CPU generates the address 0x568402.

a. (3 points) What is the block address (in Hexa OR binary) of Block B containing address 0x568402?



b. (3 points) What is Block B's tag (in Hexa OR binary)?


Number of blocks a stage (in Hexa OR binary)?

Number of blocks a stage (in Hexa OR binary)?

Rock Address = 8/2 (2 transparents) = 9/2 (2 transpare

Based on b, under = D = o then block will be stood in sof # 0

2) (12 points) Consider the cache on the figure below. Answer the following questions based on the figure below




a. (2 points) Is the above cache 2-way associative cache?

no,: There are four blocks for each set

(as shown on figure)


b. (10 points) Redraw Figure 1 (above) such that the cache becomes 2-way associative with a block size of 32 bytes and a cache size of 32 KB of data. Just like for Figure 1, indicate clearly the size of the busses as well as the smallest and largest Indexes.



Exercise 1: (30 points) We assume that the data cache size is 8 Kbytes (data) and the block size is 64 bytes. We assume that M[i][j] is adjacent to M[i][j+1] in the memory and that the cache is fully associative using LRU replacing. Consider the following code:

```
char A[128][128];
int i,j;
for (j = 0; j < 64; j++) {
    for (i = 0; i < 128; i++)
        A[i][j] = A[i][j] ^ A[i][n-1-j];
        A[i][n-1-j] = A[i][j] ^ A[i][n-1-j];
        A[i][j] = A[i][j] ^ A[i][n-1-j];
}</pre>
```

This code performs a SPECIAL column-wise transpose. As indicated on **Figure 2**, the transposition is performed as follows: the first column(j=0) and the last column (j=127) are swapped, the second column (j=1) and the column (j=126) are swapped, and so on...



Number of sets = 32 kb = 29

Figure 2

We assume that the code is in a separate instruction cache and the variables i and j are in registers.

a) (2 points) How many blocks are needed to store one line of the matrix?
One line rakes 128 chara = 128 bytes
Number of blacks ma line = Line Size = 128 = 2
b) (2 points) How many blocks are needed to store the full matrix?
The matrix whas 128 lines
The matrix and 128 lines Number of blocks per line * # of line Number of blocks per line * # of line 2 × 128 = [256] (2 points) How many blocks does the cache contain?
c) (2 points) How many blocks does the cache contain?
(2 points) How many blocks does the cache contain? Number of blocks on cache = Cache 5:38 Block 5:38 Block 5:38 (6 points) How many compulsory misses occur? All 1 Problem of the cache contain?
d) (6 points) How many compulsory misses occur?
All Mach Culture Michael Colors
execution of the coop when 1=0 (accept to) out
So ga each line we will have 2 compulsory much 12600 Pine
= Total compelsory muses = 2 x number of lines = 1256
After executing the 15 columny each time CAU will accen
Fem Fre view will not be on the care
an contain only half the matrix =>
hue are 128 swaps per column and 63 columns are
was sed (after the fust column) =
128×63×2
here are 128 swaps per column and 63 columns are swapped (after the fust column) = 128 × 63 × 2 1) (2 points) How many conflict misses occur?
The cache is associative =>
of conflict mines = 0

g) (6 points) Would a loop interchange decrease the number of capacity misses? If yes, rewrite the code with the loop interchange and provide the new number of capacity for (j=0; j<64;j++){ whenever a line is brought in the cache, Sis fully used and is never accessed again.

Therefore, there are no more capacity musics

h) (2 points) What would be the number of compulsory misses with a loop Compulsory muses still accour because the blocks must still be brought the fust time

=> Compulsory munes remain un changeal = 256

(4 points) What should be the minimal size of the cache if we wanted to use The Cache must at least contain Dre blocking? full line to avoid capacity misses

The cache should at least contain 2 blocks = 2x64=128 bytes

B) Virtual Memory (15 points)

We consider a 32-bit address bus and a 1 MB physical memory. Page size is (16 KB. Assuming a validity bit and a dirty bit, the objective is to compute the size of the table.

a) (2 points) How many entries does the page table have?

of entries = # of pages = 232 = 218 = Logical Space Size Page 513e

b) (2 points) How many frames are in the main memory? # of frames = Physical Space 5.3e IMB = 214 =

c) (4 points) What is the size of each entry (page table)?

Each enly contains I validity by, a duhy bit and a frame number Aframo # takes 6 bits be cause # of frame = 26) Size of an endy = 1+1+6=8 6its

d) (3 points) What is then the size of the page table?

Page Table Size = #1 of enhis x entry size

= 218 x 8 b.ts = 218 bytes

(4 points) Suppose that physical memory is managed like direct-mapped cache: each page with number i is stored in the frame with number n % 2. What is the physical address corresponding to the virtual (logical address) 0x984765?.


Page # 1 Page # 0/0 0111 6110 0101 100 010001110110

Physical addien =

Page 5/5

Exercise 2) (20 points)

Consider the datapath on this figure:



1) (2 points) Consider the following instruction:


Addw \$r1, Constant(\$r2) \$r1 <- Constant + \$r2 (Constant is 16 bits wide)

Example: if r2 = 8 and Constant = 120, the CPU will compute the sum (120 + 8) and will store it in Register r1, i.e r1 = 128 after the execution of the instruction.

Propose an instruction format for *addw* (consistent with the instruction set defined so far. This means that the first 6 most significant bits are reserved for the opcode).

6 bils	Shits	5 bits	16 bits	
Opcode	Γ1	12	Loistant	

- 2) (1 point) Does the full datapath support the *addw* instruction? **Answer only Yes or No.** (**No justification is needed here**). If the answer is Yes, jump to Question 4.
- 3) (2 points) If the answer to Question 2) is NO, add on the figure all needed lines, units, resources, inputs, outputs, multiplexers... to support the instruction addw.
- 4) **(6 points)** Based on the instruction code you proposed, **draw on the figure** the datapath used by the instruction *addw*.



Ċ	content for the instruction addw \$1, 250(\$17). Assume that $$1 = 32, $17 = 48.$ See Figure
6) (1 point) Provide the final values of the registers \$1 and \$17. 41 = 298 $417 = 48$
	e 3: (15 points) Deriving the pipeline speed up r a monocycle CPU with 4 operations (stages) that take, 100ps, 100ps, 100ps, and
-	1 point) What is the latency of one instruction on the monocycle CPU?
	Laten ey = 100 ps + 100 ps + 200 ps = 500 ps
	Program P (expression as a function of n) on the monocycle CPU?
	Exembon time = number of instructions × exembon time of one instructions × exembon time of one instructions × foo ps = 1500 n ps
٠, ((11 points) We want to pipeline the CPU above with one stage per operation. We neglect the buffer time between stages. All the questions below apply to the pipeline
C	a) (3 points) What should be the clock frequency for the pipelined CPU? The clock frequency should set such that a clock give shape should set such that a clock give shape shape the langest shape clock frequency = \frac{1}{1} = \frac{1000}{1000} \text{GHz} b) (3 points) What is the latency for one instruction for the pipelined CPU?
	Each instruction needs the four stages to ever unto and each stage takes on the pipelined 400ps = batency = 4 x 200ps = 800ps = c) (2 point) What is the throughput (bandwidth) in MIPS of the pipelined CPU?
	Each clock cycle, an inshuction will be executed = 5,000MM. Throughput = 5109 instrumt = 500010 000/ = 5,000MM. because of the clock frequency: 5 GHz
	d) (3 points) Consider a program P with n instruction. What is the execution time for Program P? (Make sure to take into account the phase to fill up the pipeline and wind it up) I voluction 1 to be 5 - (n+3) x 200 ps
	4) (2 points) What is the expression of the speed up (monocycle versus
Spec	New time (n+3)x900ps - 400n+ 600
J	ed)? If n tends to infinity, what is the speed up? $\frac{500 \text{ n}}{\text{Hoon} + 600}$ $\lim_{n \to \infty} \frac{600}{900} = \frac{500 \text{ n}}{900} = \frac{500 \text{ n}}{900}$

5) (8 points) After you draw the datapath, label the relevant buses with size and the