Fall 2013: COMP 7300 Advanced Computer Architecture

Test 2 (100 pts)

Grading policy:

1/4 Credit for correct answer

³/₄ Credit for wellwritten and solid justification/facts/arguments. Show your work.

For Test 2, we assume a CPU with a 32-bit address bus.

>>>>> Last Question (Last Page) is easy <<<<<<

- A) Cache (Questions) Justify your answers
 - 1) We consider a direct mapped 16 KB cache with 512 byte blocks. The CPU generates address 25,000.
 - a. (4 points) What is the block address of Block B containing address 25,000?

Address = 10 0001 1010 1000 b. (4 points) What is Block B's tag?


c. (4 points) Where will Block B be stored in the cache?

- 2) We consider a 4-way associative 16 KB cache with 512 byte blocks. The CPU generates address 25,000.
 - a. (1 point) What is the block address of Block B containing address 25,000?

b. (4 points) Where will Block B be stored in the cache

3) (9 points) Compare a direct mapped cache versus a fully associative cache in terms of hit time, energy cost, and miss rate. For each metric (hit time, energy, and miss rate), briefly justify why one outperforms (if applicable) the other.

4) Consider the cache on the figure below. Answer the following questions based on the figure below



a. (2 points) Is this a direct mapped or an associative cache? Explain

Associative because the index
points to four blocks (4 blocks per set
as shown)

b. (6 points) If associative, is it 2 way, 4 way.... or x-way associative? Explain

4-way because 4 blocks per set

c. (4 points) If associative, how many sets does this cache have? Explain

256 because the index has 8 bits 28 = 256

Exercise 1: We assume that the data cache size is 16 KB (data) and the block size is 4 KB. We assume that M[i][j] is adjacent to M[i][j+1] in the memory and that the cache is fully associative using LRU replacing. Consider the following code:

a) (12 points) We assume that the code is in a separate instruction cache and the variables i and j are in registers. How many compulsory, capacity, and conflict misses occur for the above code?

misses occur for the above code?

each block contains 4 lines

cache can accomodate 16 lines

Matrix has 32 x 256x4 - 8 blocks

because fully

a sociative

a capacity miss [except last 4 reference]

misses

a capacity miss [except last 4 reference]

misses

a capacity miss [except last 4 reference]

b) (16 points) Would a loop interchange decrease the number of misses? If yes, How many compulsory, capacity, and conflict misses occur for the above code with loop interchange?

Va: when referencing a line we process it completely before discarding it.

3 8 compulsory mins (cannot avoid these)

0 capacity miss (at no time is a block discarded while needed lata

1 Page 3/3

0 con PRIO (see above)


6) The block size is 128 bytes. The cache size is 32 KB. Assume a fully associative cache with LRU replacement. We consider the following algorithm to achieve an in-place transposition of a matrix:

a) (8 points) We assume that the code is in a separate instruction cache and the variables i and j are in registers. How many compulsory misses occur for the above code?

b) **(4 points)** Would a loop interchange decrease the number of misses? If yes, How many compulsory misses occur for the above code with loop interchange?

No. We access A [i][i] and the transpose A [i][i] in the same statement to when order is ideal for A[i][i] and it will not be for A[i][i] and Vice versa.

c) (10 points) What should be the minimal size of the cache to take advantage of a blocked execution?



B) Virtual Memory

(12 points) We consider a 32 bit address bus and a 512 KB physical memory. Page size is 8 KB. Assuming a validity bit and a dirty bit, what is the size of the page table? Show the different steps to determine the page table size.

Size of entry = 1 Vbit + 10 bit + number of bits in framed