Fall 2016: COMP 7300 Advanced Computer Architecture

Test 2 (100 pts)

Grading policy:

1/4 Credit for correct answer only

3/4 Credit for well written and solid justification/facts/arguments. Show your work.

For Test 2, we assume a CPU with a 32-bit address bus.

- A) Cache
 - 1) (10 points) We consider a 4-way associative 32 KB cache with 2 KB blocks. The CPU generates the address 0x6795A3.
 - a. (3 points) What is the block address (in Hexa OR binary) of Block B containing
 - address 0x6795A3?

 2KB block > 2" bytes > there bits = 11 bits

 0(10 0111 lool olol lolo 0011

 block addr; offset.

 b. (4 points) What is the index where Block B will be stored in the cache?

 32/2=16 blocks > 4-way > 16/4= 4 sets > index bits = 2 bits
 - so (o) is the index (at) (ol in binary) c. (3 points) What is Block B's tag (in Hexa OR binary?

01100111100

(25 points) Virtual Memory: We consider a 32 bit address bus and a 512 KB physical memory. Page size is 16 KB. Assuming a validity bit, a dirty bit, and one reference bit.

a) (3 points) How many pages does the logical space have?

$$2^{32}/16 + B = 2^{32}/2^{14} = 2^{18}$$
 pages

b) (3 points) How many entries does the page table have?

c) (3 points) How many frames does the physical space have?

of frames =
$$\frac{572 \text{ kB}}{16 \text{ kB}}$$
 = 32 frames = 25 frames

d) (4 points) What is (in Kbytes) the size of the page table?

entrie size: 1 (validity) + 1 (dirty bit) + 1 (reference) + 5 = 8 bit) # of entries: 218

table size =
$$2^{18} \times 8 = 2^{21}$$
 bity = 2^{56} 12 by 15

e) Consider the partial page table below starting at entry 0. Pay attention!!!: the values in the page table INCLUDE (as most significant bits) the validity bit, the dirty bit, and the reference

bit, re	spectivel	у.	
0	0x54		10100
1	0x83	(00	00011
2	0x91	100	10001
3	0xB2)
4	0x34	001	1000
5	0x89		1
6	0x77		-1
7	0xE3		,

(12 points a+b) The CPU generates the address 0x10854. Is this address is in the main memory? If yes, what is its physical address? # of offset 0 = 14 bits

4 pts entry number = 4 Validity bit= 0, not in main memory. The CPU generates the address 0x09874. Is this address is in the main memory? If yes,

what is its physical address?

Physical adolress = 1000 101000 01110100

Exercise 1: (30 points) We assume that the data cache size is 16 Kbytes (data) and the block size is 128 bytes. We assume that M[i][j] is adjacent to M[i][j+1] in the memory and that the cache is fully associative using LRU replacing. Consider the following code manipulation a matrix of short integers (2 byte) per short):

```
short A[128][128];
int i,j;
                                        KOJE
for (j = 0; j < 64; j++)
      for (i = 0; i < 128; i++){}
            A[i][j] = A[i][j] ^ A[i][n-1-j];
            A[i][n-1-j] = A[i][j] ^ A[i][n-1-j];
            A[i][j] = A[i][j] ^ A[i][n-1-j];
```

This code performs a SPECIAL column-wise transpose. As indicated on Figure 2, the transposition is performed as follows: the first column(j=0) and the last column (j=127) are swapped, the second column (j=1) and the column (j=126) are swapped, and so on...




Figure 2

We assume that the code is in a separate instruction cache and the variables i and j are registers.


a) (2 points) How many blocks are needed to store one line of the matrix? $e^{ine} = 128 \times 2 = 256 \text{ byte}$

b) (2 points) How many blocks are needed to store the full matrix?

c) (2 points) How many blocks does the cache contain?

$$\frac{16 \text{ kB}}{128 \text{ bytes}} = \frac{2^{14}}{27} = 27 \text{ blocks}$$

d) (6 points) How many compulsory misses occur?



e) (4 points) How many capacity misses occur?

One swap \Rightarrow 2 capacity misses (after 128 compulsory misses) There should be 64×128 swaps in total.

$$2 \times 64 \times 128 - 6 \times 128 \times 2 = 2 \times (63 \times 128) = (6128 \text{ capacity misses})$$

f) (2 points) How many conflict misses occur?

No conflict misses for Fully associative

g) (5 points) Would a loop interchange decrease the number of capacity misses? If yes, rewrite the loops with the loop interchange (no need to repeat the swapping instructions) and provide the new number of capacity misses.

Yes,

No capacity miss will happen because once we load a block, we will do all the swap process before it is discarded h) (1 point) What would be the number of compulsory misses with a loop interchange?

It will not change, 256 compulsory misses

i) (6 points) Using loop interchange, what should be the minimal size of the cache to completely eliminate the capacity misses?

The cache should contain 2 blocks at least.


because we need to do the swap between 2 blocks,

so these 2 blocks must be in cache at the same

time, which should be 2x 128 bytes/block = 256 byte)

Exercise 2) (20 points)

Consider the datapath on this figure:



1) (3 points) We propose to implement the *new* instruction:

init \$r1 // Set register \$r1 to 0
Note that this instruction has no effect on Register \$0 because it always contains the value 0.

Example: The CPU will set Register r1 to 0 (r1 = 0 after the execution of this new instruction).

Propose an instruction format for *init* (consistent with the instruction set defined so far. This means that the first 6 most significant bits are reserved for the opcode).

Opcode RO (read \$0) RI (write registr) constant (6)

- (1 point) Does the full datapath support the new instruction? Answer only Yes or No. (No justification is needed here). If the answer is Yes, jump to Question 4.
- 3) **(2 points)** If the answer to Question 2) is **NO**, add **on the figure** all **needed** lines, units, resources, inputs, outputs, multiplexers.... to support the *new* instruction.
- 4) **(6 points)** Based on the instruction code you proposed, **draw/highlight on the figure** the datapath used by the *new* instruction.
- 5) **(8 points)** After you draw the datapath, label the relevant buses with size and the content for the instruction *init* \$17. Provide the values of the control inputs. Assume that \$17 = 32.

Programming: (15 points)

Write a program that inputs a 32 bit address (integer) and display the index assuming. We consider a 4-way associative 16 KB cache with 4 KB blocks. Your program must:

- 1) prompt the user to input an integer (address)
- 2) compute the index
- 3) display the index

If you do not remember the system call number of some function, just use any number and comment it.

Grading guidelines: first mistake is forgiven, second major mistake costs 2 pts, 3rd (4 pts), 4th (6 pts)....
Test 1 Code

.data

prompt: .asciiz "Enter an address: "
theResult: .asciiz "\n Index is "

.text