## Fall 2015: COMP 7300 Advanced Computer Architecture

Test 2 (100 pts)

Grading policy:

- 1/4 Credit for correct answer only
- <sup>3</sup>/<sub>4</sub> Credit for well written and solid justification/facts/arguments. Show your work.

## For Test 2, we assume a CPU with a 32-bit address bus.

- A) Cache
  - 1) (8 points) We consider a 2-way associative 32 KB cache with 4 KB blocks. The CPU generates the address 0x204865.
    - a. (3 points) What is the block address (in Hexa OR binary) of Block B containing address 0x204865? Dx 2048 65 = 100000 0100 12000 0100 0101

      BA = 100000 0100 Block Address 126 to 09000 0100 126 to 09000 0100
    - b. (3 points) What is Block B's tag (in Hexa OR binary)?


      Number of blocks in cache = 32 kB = 8

      Number of sets = 8/2 (2 way arroc -) = 2 = 9 index takes 2 bits

      BA = 10 0000 0100 men Tag = 100000 01

      c. (2 points) What is the index where Block B will be stored in the cache?


      Based on b, index is = 0
      - = 1 this place will be in set # 0
  - 2) (12 points) Consider the cache on the figure below. Answer the following questions based on the figure below




a. (2 points) Is the above cache 2-way associative cache? Explain why

No, there are four blocks par set (as shown on the figure).

b. (10 points) Redraw Figure 1 (above) such that the cache becomes 2-way associative with a block size of 64 bytes and a cache size of 64 KB of data. Just like for Figure 1, indicate clearly the size of the busses as well as the smallest and largest Indexes.



item musing added



Exercise 1: (30 points) We assume that the data cache size is 2 KB (data) and the block size is 32 bytes. We assume that M[i][j] is adjacent to M[i][j+1] in the memory and that the cache is fully associative using LRU replacing. Consider the following code:

This code performs a SPECIAL column-wise transpose. As indicated on **Figure 2**, the transposition is performed as follows: the first column(j=0) and the last column (j=63) are swapped, the second column (j=1) and the column (j=62) are swapped, and so on...




Figure 2

We assume that the code is in a separate instruction cache and the variables i and j are in registers.

a) (2 points) How many blocks are needed to store one line of the matrix?  One line takes 64 charaders = 64 byts:
Number of blocks = Line 513e = 64 = 2 blocks  block 513e = 32
b) (2 points) How many blocks are needed to store the full matrix?  The Pull matrix takes 64x64 bytes  Number of blocks = Matrix 513e = 64x64 - 64x2 = 2 128
c) (2 points) How many blocks does the cache contain?
c) (2 points) How many blocks does the cache contain?  Number of blocks on cache = Cache 5:38 = 25 = 25  d) (6 points) How many compulsory misses occur?
d) (6 points) How many compulsory misses occur?
of the loop when i = 0 (access to the first co-lumn).
d) (6 points) How many compulsory misses occur?  All blocks on the matrix will be accessed during the execution of the loop when j=0 (access to the first co-lumn).  So, for each line, the CPU will have 2 compulsory muss.
(2 blocks per line). 9 x number of lines
=> total compulsory muses = 2 x 64 = 128
e) (4 points) How many capacity misses occur?  After exeming the first column, each time the CPU accens the rack  can Jem, the Jem will not be in the cache be cause the rack
con Jem the Tem will not be in the cache be cause
an contain only half of the matux => each swap
vill provode 2 capably miss
here are 64 swaps per column and 3. Number of cap miss = 64x31x wapped (after the fust column) => Number of cap miss = 64x31x
f) (2 points) How many conflict misses occur?
The and in a sca cichive =0

g) (6 points) Would a loop interchange decrease the number of capacity misses? If yes, rewrite the loops with the loop interchange (no need to repeat the swapping instructions) and provide the new number of capacity misses.
whenever a line is brought in the cache, I'm full used and is never accepted again.  Therefore there are no more capacity mixes
used and is never accepted again.
Therefore, there are no more capacity mines
h) (2 points) What would be the number of compulsory misses with a loop interchange?
Compulsory mens shell occario
Compulsory mins shell occurs be cause the blocks must be brought the
fusi umo = 5 Troj compuestry musico remains
Dame = 128

i) (4 points) What should be the minimal size of the cache if we wanted to use blocking?

The cache must at least contain one full line to avoid capacity muses

The cache should at least wonain 2 blocks

= 2 x 32 = 64 by

We consider a 32-bit address bus and a 2 MB physical memory. Page size is 32 KB. Assuming a validity bit and a dirty bit, the objective is to compute the size of the table. # of ending = # of pages = 232 = 215 = 217 a) (2 points) How many entries does the page table have? = Locical Space # of frame = Physical Spaces = 2 MB = 215 = 215 = 15 b) (2 points) How many frames are in the main memory? Each endry taken one Validay by, one duty by and a frame # The frame # Pakes 6 bits be cause where are 26 prams in the physical space to an entry will take 1+1+6=8 bits d) (3 points) What is then the size of the page table? Page table Size = # of envier X size of an entry = 217 x 86 ih = 27 KB (4 points) Suppose that physical memory is managed like direct-mapped cache: each page Pick lawar In % 26

Pick lawar In % 26

Pick lawar In % 26

Page 5/5

100


1000

0100

01100111

## Exercise 2) (20 points)

Consider the datapath on this figure:




1) (2 points) Consider the following instruction:

subw \$r1, Constant(\$r2) \$r1 <- Constant - \$r2 (Constant is 16 bits wide)</pre>

**Example**: if r2 = 8 and Constant = 120, the CPU will compute the difference (120 - 8) and will store it in Register r1, i.e r1 = 112 after the execution of the instruction.

**Propose** an instruction format for *subw* (consistent with the instruction set defined so far. This means that the first 6 most significant bits are reserved for the opcode).



- (1 point) Does the full datapath support the subw instruction? Answer only Yes or No. (No justification is needed here). If the answer is Yes, jump to Question 4.
- 3) (2 points) If the answer to Question 2) is NO, add on the figure all needed lines, units, resources, inputs, outputs, multiplexers.... to support the instruction subw.
- 4) (6 points) Based on the instruction code you proposed, draw/highlight on the figure the datapath used by the instruction subw.

5) <b>(8 points)</b> After you draw the datapath, label the relevant buses with size and the content for the instruction <i>subw</i> $\$3$ , $250(\$23)$ . Assume that $\$3 = 32$ , $\$23 = 48$ .	
6) (1 point) Provide the final values of the registers \$3 and \$25.	
<b>Exercise 3: (15 points)</b> Deriving the pipeline speed up Consider a monocycle CPU with 4 operations (stages) that take, 200ps, 200ps, 200ps, and 400ps.	
1) (1 point) What is the latency of one instruction on the monocycle CPU?  Latency = Sum of all stages = 200 ps + 200 ps + 400 ps	
2) (1 point) Consider a program P with n instructions. What is the execution time for Program P (expression as a function of n) on the monocycle CPU?  Execution time = rumber of many time of many ti	unof
a) (3 points) What should be the clock frequency for the pipelined CPU?  The clock cycle must a cood a make the longest stage, i.e.  Clock Rale = 1 2,5 10 2,5 6  See duration Hoops	400 H3
b) (3 points) What is the latency for one instruction for the pipelined CPU?  Latency = number of stages x duration of one plage  Ly x 400 ps = 1,600 ps =	5
c) (2 point) What is the throughput (bandwidth) in MIPS of the pipelined CPU?  Throughput = Dunbar of vrustruction for - 1 Hoops a 400  Time - 12,500 Inst/s.  2500 MIPS	In
d) (3 points) Consider a program P with n instruction. What is the execution time for Program P? (Make sure to take into account the phase to fill up the pipeline and wind it up) Instruction 1 2 5 5 5 5 7 months on will to be (n+3) clock by less of the contraction of the pipeline and wind it up)	
4) (2 points) What is the expression of the speed up (monocycle versus	
Specified)? If n tends to infinity, what is the speed up?  Specified = $\frac{000 \text{ Time}}{\text{New Fune}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 - 2.5} \times \frac{100 \text{ ps}}{100 \text{ ps}} = \frac{10}{11 -$	7