



Q2 2016



USB Portfolio



	Device	Hub	Bridge	Host	Storage	Type-C
USB 3.1	CYUSB301x FX3 32-Bit Bus to USB 3.1 Gen 1 ARM9, 512KB RAM FX3PD USB 3.1 Gen 2 Type-C Peripheral Controller with PD Contact Sales	CYUSB33xx HX3 USB 3.1 Gen 1,Shared Link™¹ BC 1.2², Ghost Charge™³ NEW HX3C Q216 USB 3.1 Gen 1 Type-C Hub with PD Contact Sales HX3PD USB 3.1 Gen 2 Type-C Hub with PD Contact Sales	CYUSB306x CX3 CSI-2 ⁴ to USB 3.1 Gen 1 4 CSI-2 ⁴ Lanes, 1 Gbps/Lane CYUSB361x GX3 USB 3.1 Gen 1 to GigE Energy Efficient Ethernet DX3 USB 3.1 Gen 1 to DSI ⁸ TX Contact Sales		CYUSB303x FX3S 16-Bit Bus to USB 3.1 Gen 1 RAID ⁵ , Dual SDXC ⁶ /eMMC ⁷ CYUSB302x SD3 USB 3.1 Gen 1 SD Reader SDXC ⁶ /eMMC ⁷ , RAID ⁵	CYPD1xxx CCG1 USB Type-C Port Controller 1 PD Port, 5 Profiles, 100 W CYPD2xxx CCG2 USB Type-C Cable Controller 1 PD Port, Termination, ESD NEW CYPD3xxx CCG3 USB Type-C Port Controller 20-V, Crypto, Billboard
USB 2.0	CY7C6801x/53 FX2LP 16-Bit Bus to USB 2.0 8051, 16KB RAM CY7C68003 TX2UL ULPI® PHY 13, 19.2, 24, 26 MHz CYUSB201x FX2G2 32-Bit Bus to USB 2.0 ARM9 512KB RAM	CY7C656x4 HX2VL 4 Ports 4 Transaction Translators CY7C656x1 HX2LP 4 Ports, Industrial Grade 1 Transaction Translator	GX2 USB 2.0 to 10/100 Ethernet Contact Sales	CYWB016xBB Bay™ HS USB OTG Dual SDXC ⁶ /eMMC ⁷	CYWB0x2xABS Arroyo™, Astoria™ 16-Bit Bus to USB 2.0 8051, Dual SD/eMMC ⁷ CY7C6803x NX2LP NAND Flash to USB 2.0 8051, 15KB RAM CY7C683xx AT2LP Parallel ATA to USB 2.0 8051	CCG4/CCG4M USB Type-C Port Controller 2 PD Ports, 128KB Flash, Mux CCG5 USB Type-C AFE Contact Sales
USB 1.1	CY7C638xx enCoRe™ II M8C MCU, 20 GPIOs SPI, 8KB Flash CY7C64215 enCoRe III M8C MCU, 50 GPIOs, ADC I²C/SPI, 16KB Flash CY7C643xx enCoRe V M8C MCU, 36 GPIOs, ADC I²C/SPI, 32KB Flash		CY7C6521x USB-Serial UART/SPI/I ² C to USB 2 Channels, CapSense [®] CY7C65213 USB-to-UART (Gen 2) 3 Mbps, 8 GPIOs CY7C65210/7 USB Billboard ARM® Cortex [®] M0 1 or 2 UART/SPI/I ² C channels	SL811HS FS USB Host/Device 256Byte RAM CY7C67300 EZ-Host 4 Ports, FS USB OTG 32 GPIOs CY7C67200 EZ-OTG™ 2 Ports, FS USB OTG 25 GPIOs		Type-C product applies to any USB speed
¹ Simultaneous USB 2.0 and ³ Enables USB charging without ⁵ Redundant array of ⁷ Embedded MultiMedia Card Production Sampling Development Concept SuperSpeed traffic on the same port host connection independent disks ⁸ Display Serial Interface Status ² Battery Charging specification v1.2 ⁴ Camera Serial Interface v2.0 ⁶ SD extended capacity ⁹ UTMI low-pin interface Availability						

USB Roadmap

CCG1: USB Type-C and PD Port Controller



Applications

Notebooks, tablets, monitors, docking stations, power adapters, Type-C EMCAs and dongles

Features

32-bit MCU Subsystem

48-MHz ARM® Cortex®-M0 CPU with 32KB flash and 4KB SRAM

Integrated Analog Blocks

12-bit, 1-Msps ADC for V_{BUS} voltage and current monitoring Dynamic overcurrent and overvoltage protection

Integrated Digital Blocks

Up to eight GPIOs

Low-Power Operation

1.71-5.5 V operation

Packages

16-pin SOIC (60 mm²)

Two configurable 16-bit TCPWM1 blocks

One SCB1: I2C master or slave, SPI master or slave, or UART

Type-C Support

Integrated Type-C Transceiver, supporting two Type-C ports Controls routing of all protocols to an external MUX

PD Support

Supports Provider² and Consumer³ roles and all power profiles

Sleep: 1.3 mA, Deep Sleep: 1.3 µA

40-pin QFN (36 mm²), 35-ball CSP (6.8 mm²),

Collateral


Datasheet: **CCG1** Datasheet

Reference Design Kit: CCG1 RDK

Owner: MARF

BUM: AJS

Block Diagram



Availability



Serial communication block

² A Type-C port that sources power over V_{BUS}

³ A Type-C port that sinks power from V_{BUS}

⁴ Timer, counter, pulse-width modulation block

CCG2: USB Type-C and PD Port Controller



Applications

USB Type-C EMCA, Powered Accessories, UFP, DFP, DRP

Features

32-bit MCU Subsystem

48-MHz ARM® Cortex®-M0 CPU with 32KB flash and 4KB SRAM

Integrated Digital Blocks

Integrated timers, counters and pulse-width modulators Two SCBs¹ configurable to I²C, SPI or UART modes

Type-C Support

Integrated transceiver, supporting one Type-C port Integrated DFP (R_P²), UFP (R_D³), EMCA (R_A⁴) termination resistors

Power Delivery (PD) Support

Standard power profiles

Low-Power Operation

Two independent V_{CONN} rails with integrated isolation Independent supply voltage pin for GPIO⁵

2.7-V to 5.5-V operation

Sleep: 2.0 mA; Deep Sleep: 2.5 µA

System-Level ESD on CC⁶ and VDD Pins

±8-kV contact, ±15-kV Air Gap IEC61000-4-2 level 4C

Packages

20-ball, 3.3-mm² CSP with 0.4-mm ball pitch

14-pin 2.5mm x 3.5mm DFN with 0.6mm pin pitch

24-pin 4mm x 4mm QFN with 0.55mm pin pitch

Collateral

Rev *L

Datasheet: **CCG2** Datasheet


CCG2 RDK Reference Design Kit:

¹ Serial communication block configurable as UART, SPI or I²C

⁶ Timer, counter, pulse-width modulation block

⁷ Configuration Channel

Block Diagram



Availability

Production: Now



001-89682 Owner: MARF BUM: AJS

² Termination resistor read as a DFP

³ Termination resistor read as a UFP

⁴ Termination resistor read as an EMCA

⁵ General-purpose input/output

CCG3: USB Type-C and PD Port Controller



Applications

Accessories and power adapters

Features

Type-C Support

Integrated transceiver, supporting one Type-C port Alternate Modes¹, Crypto Engine² for USB Authentication³

Power Delivery (PD) Support for Standard Power Profiles Integrated Digital Blocks for V_{BUS} Power and MUX Interface Four timers, counters and pulse-width modulators, 24x GPIOs Four SCBs⁴ for configurable master/slave I²C, SPI or UART USB Billboard Controller⁵ with Billboard Device Class⁶ support

Integrated Analog Blocks for OVP, OCP⁷

20-V OVP7 and OCP8; 4:2 cross-bar switch

32-bit ARM® Cortex®-M0 CPU with MCU Subsystem

2x64KB flash for fail-safe updates over CC, I2C or USB interfaces

Low-Power Operation


 $2x V_{BUS}$ Gate Drivers⁸, for consumer and provider power paths 2x high-voltage (5-20 V, 25 V Max) V_{BUS} voltage inputs Sleep: 2.0 mA; Deep Sleep: 2.5 μ A with wake-on-I²C/wake-on-CC

System-Level ESD on CC/V $_{\rm CONN}$, V $_{\rm BUS}$, and SBU Pins ± 8 -kV contact, ± 15 -kV Air Gap IEC61000-4-2 level 4C

Packages

42-ball (8.5 mm²) CSP and 40-pin (36 mm²) QFN

Block Diagram



Collateral

Datasheet: CCG3 Datasheet

Availability

Samples: Now Production: Q2 2016

- ¹ Mode of operation in which the data lines are repurposed to transmit non-USB data
- ² The encryption hardware and software required to implement USB Authentication
- ³ A USB-IF specification that defines the authentication protocol for Type-C accessories
- ⁴ Serial communication block configurable as UART, SPI or I²C
- ⁵ A USB Device controller that informs the USB Host of the supported Alternate Modes
- ⁶ A specification that defines the method for a USB Device to communicate the supported Alternate Modes
- Overvoltage protection, overcurrent protection
- ⁸ Circuits to control the gates of external power Field-Effect Transistors (FETs) on V_{RUS} (5-20 V)
- ⁹ Timer/counter/pulse-width modulator block
- ¹⁰ Termination resistors: R_P read as a DFP, R_D as a UFP, R_P as an EMCA



001-89682 Owner: MARF Rev *L BUM: AJS

CCG4/4M: USB Type-C and PD Port Controller CYPRESS



Applications

Notebooks, tablets, monitors, docking stations, power adapters

Features

Integrated USB Type-C Transceivers Support 2 Type-C Ports

Integrated 2x 1-W V_{CONN} FETs and 2x FET control signals, per port programmable R_P^1 and removable R_P^1 , and R_D^2 terminations Supports dead battery mode operation

Integrated SuperSpeed USB/DisplayPort (DP) Mux (CCG4M)

Increased Flash Enables Fail-Safe Bootup

Integrates 128KB flash to store dual firmware images Dual firmware images enable Fail-Safe Bootup every time

Integrated Digital Blocks for Inter-Chip Communications

Four SCBs³ master or slave configurable to I²C, SPI or UART SCBs3 interconnect CCG4 with embedded controller. two alternate muxes and Thunderbolt⁴ controller (optional)

Integrated Blocks for OVP5 and OCP6

Four 8-bit SAR ADCs configurable for OVP5 and OCP6


Low-Power Operation

2.7-V to 5.5-V operation and independent supply voltage for general-purpose input/output (GPIO) Sleep: 2.0 mA; Deep Sleep: 2.5 µA with wake-on-I²C/wake-on-CC⁷

System-Level ESD on CC⁷ Pins

±8-kV contact, ±15-kV Air Gap IEC61000-4-2 level 4C 32-bit ARM® Cortex® -M0 CPU with MCU Subsystem 128KB flash, upgradable over CC⁷ lines or I²C interface Packages 40-pin QFN, 96-ball BGA (CCG4M)

Block Diagram



Collateral

Datasheet: CCG4 Datasheet

¹ Termination resistor read as a DFP

² Termination resistor read as a UFP

Availability

Samples: Now

Production: Q2 2016

³ Serial communication block configurable as UART, SPI or I²C

⁸ Embedded controller in a PC



Owner: MARF 001-89682 BUM: AJS Rev *L

⁵ Overvoltage protection

⁷ Configuration Channel

⁴ An interface jointly defined by intel and Apple that connects peripherals to a computer

⁶ Overcurrent protection

HX3C: USB 3.0 Type-C Hub¹ With Power Delivery (PD)²



Applications

USB Type-C charging Hubs¹, adapters and accessories Docking stations for notebook PCs and tablets

Televisions and monitors

PC motherboards and servers

Set-top boxes, home gateways and routers

Features

USB 3.1 Gen 1-compliant Hub¹ controller

Upstream (US): Type-C

Downstream (DS): 1 Type-C and 2 Type-A ports Integrated Type-C transceivers, supporting two ports

Integrated DFP (R_P) and UFP (R_D) termination resistors

Integrated USB Billboard Controller³

Charging Support: USB PD2, BC v1.24, Apple Charging

Standard⁵

PD policy engine configures power profiles dynamically

Ghost Charge™: Charging DS without US connection

Firmware upgradable over USB

System-Level ESD on CC⁶ Pins: 8 kV contact, 15 kV air-configurable USB SS⁷ and USB 2.0 PHY (drives 11" trace)

121-ball BGA (10 mm x 100 mm, 0.8 mm ball-pitch)

Collateral


Datasheet: <u>HX3C Datasheet</u>
Product Overview: HX3C Overview

App Note: <u>EZ-USB™ HX3C: USB Type-C Hub</u>

with Power Delivery

¹ Directs data traffic between a USB Host and multiple USB Devices


Block Diagram



Availability

Samples: Q2 2016 Production: Q3 2016

⁷ USB SuperSpeed







² A new USB standard that increases power delivery over V_{BUS} from 7.5 W to 100 W

³ A USB Device controller that is used to implement the USB Billboard Device Class Informs the USB Host of the supported Alternate Modes as well as any failures

⁴ A specification published by the USB Implementers Forum (USB-IF) for charging portable USB Devices

⁵ An Apple-specified battery charging standard for the iPhone, iPod and iPad

⁶ Configuration Channel

GX3: USB 3.1 Gen 1 to Gigabit Ethernet Bridge CYPRESS

Applications

USB dongles, docking stations, USB port replicators Network printers, security cameras Ultrabooks, home gateways Game consoles, portable media players DVRs, IP set-top boxes, IP TVs Other embedded systems

Features

One-chip USB 3.1 Gen 1 to 10/100/1000M GigE¹ bridge Integrates USB 3.1 Gen 1 PHY and GigE¹ PHY Integrates USB 3.1 Gen 1 Controller and GigE¹ MAC² Needs only a 25-MHz crystal to drive both USB and GigE¹ PHY


IEEE 802.3az3 support for low-power idle state Supports dynamic cable length and power adjustment Offers multiple power management Wake-on-LAN4 features

Supports optional EEPROM to store USB descriptors Integrates on-chip POR⁵ circuitry 68-QFN (8 x 8 x 0.85 mm)

Collateral

GX3 Datasheet Datasheet: Reference Design Kit: GX3 RDK Software Drivers: **GX3 Drivers**

Block Diagram



Availability

USB Roadmap



¹ Gigabit Ethernet

² Media access controller that provides the address to an Ethernet node

³ A new-energy efficient Ethernet standard

⁴ An Ethernet standard that allows a computer to be turned on by a network message

⁵ Power-on reset

HX3: USB 3.1 Gen 1 Hub



Applications

Docking stations for notebook PCs and tablets

PC motherboards, servers

Digital TV, monitors

Retail hub boxes

Printers, scanners

Set-top boxes, home gateways, routers, game consoles

Features

USB 3.1 Gen 1-compliant four-port Hub Controller

USB-IF certified (Test ID: 330000047)

WHQL certified for Windows 7, Window 8, Windows 8.1

Shared Link™: Supports simultaneous USB 2.0 and

USB SuperSpeed (SS) Devices on the same port

Ghost Charge™: Enables USB charging while the Hub is

disconnected from a USB Host

Charging Standard support:

USB-IF Battery Charging v1.2

Apple Charging Standard

Charging an OTG Host in an ACA-Dock

Programming of external EEPROM via USB

Configurable USB SS & USB 2.0 PHY. Drives 11" trace

68-QFN (8 x 8 x 1.0 mm), 88-QFN (10 x 10 x 1.0 mm),

100-BGA (6 x 6 x 1.0 mm)

Collateral


Datasheet: **HX3 Datasheet**

Application Note: HX3 Hardware Design Guide

Kits: CY4609, CY4603, CY4613

Blaster Plus² Configuration Utility:

HX3 Hub



Availability



¹ Transaction translator

² A Cypress GUI-based PC application for setting HX3 configuration parameters

FX3: USB 3.1 Gen 1 Peripheral Controller



Applications

Industrial, medical and machine vision cameras 3-D, 1080p Full HD and 4K Ultra HD (UHD) cameras

Document scanners, fingerprint scanners

Videoconferencing systems

Data acquisition systems

Video capture cards and HDMI converters

Protocol and logic analyzers

USB test tools and software-designed radios (SDRs)

Features

USB 3.1 Gen 1-compliant Peripheral Controller

USB-IF certified (TID:340800007)

Fully accessible 32-bit, 200-MHz ARM926EJ core

512KB of embedded SRAM for code space and buffers

Up to 32-bit, 100-MHz, flexible GPIF II interface

Other peripheral interfaces such as I²C, I²S, UART,

SPI and 12 GPIOs

Unused I/O pins can be used as GPIOs

Up to 32 USB endpoints

Flexible clock options:

19.2-MHz crystal

19.2-MHz, 26-MHz, 38.4-MHz and 52-MHz clock input


121-ball BGA (10 x 10 mm), 131-ball WLCSP (4.7 x 5.1 mm

Collateral

Datasheet: FX3 Datasheet

Development Kit: FX3 SuperSpeed Explorer Kit

Software Development Kit: EZ-USB FX3 SDK



Availability

Production: Now

10

FX3S: USB 3.1 Gen 1 RAID¹-on-Chip



Applications

Servers, routers

Mobile storage, USB flash drives

POS terminals

Automatic Teller Machines (ATM)

SDIO expanders

Data logging devices

Features

USB 3.1 Gen 1-compliant Peripheral Controller

USB-IF certified (TID:340800007)

Fully accessible 32-bit, 200-MHz ARM926EJ core

512KB of embedded SRAM for code space and buffers

Up to 16-bit, 100-MHz, flexible GPIF II interface

Peripheral interfaces such as I²C, UART, SPI and GPIOs

Supports two SDXC², eMMC³ 4.4, or SDIO 3.0 interfaces

Support RAID0 or RAID1 configurations


Flexible clock options:

19.2-MHz crystal

19.2-MHz, 26-MHz, 38.4-MHz and 52-MHz clock input

121-ball BGA (10 x 10 mm)

131-ball WLCSP (4.7 x 5.1 mm)



Collateral

Datasheet <u>FX3S Datasheet</u>

Kit: FX3S RAID¹-on-Chip Boot Disk Kit
Software: FX3 Software Development Kit (SDK)
App Notes: FX3S Hardware Design Guidelines

USB RAID¹1 Disk Design Using FX3S

² SD extended capacity

³ Embedded MultiMedia Card

Availability

Now

Production:

¹ Redundant array of independent disks ³ Embedded M

CX3: MIPI¹ CSI-2 to USB 3.1 Gen 1 Bridge



Applications

Industrial, medical and machine vision cameras 1080p Full HD and 4K Ultra HD (UHD) camera Document scanners, fingerprint scanners Game consoles Videoconferencing systems Notebook PCs, tablets Image acquisition systems

Features

USB 3.1 Gen 1-compliant video-class controller Four-lane MIPI¹ Camera Serial Interface v2.0 (CSI-2) input Camera Control Interface (CCI) for image sensor configuration

Supports industry-standard video data formats: RAW8/10/12/14², YUV422/444³, RGB888/666/565⁴ Supports uncompressed streaming video: 4K UHD at 15 fps, 1080p at 30 fps, 720p at 60 fps On-chip ARM9 with 512KB RAM for data processing Supports I²C, I²S, SPI, UART and 12 GPIOs 121-BGA (10 x 10 x 1.7 mm)

Block Diagram CX3 Bridge JTAG 512KB RAM ARM9 Gen 1 **Image** CSI-2 32 Sensor or USB **Image** MIP1 Signal Processor **USB 3.1** Gen 1 Host

Collateral

Datasheet: **CX3** Datasheet Reference Design Kit: CX3 RDK

Software Development Kit: **EZ-USB SDK**

Availability



¹ Mobile Industry Processor Interface ² Video format for raw video data

³ Video format for luminance and chrominance components

⁴ Video format for red, green and blue pixel components