


# Cypress Roadmap: USB Controllers

Q2 2016



# USB Portfolio



USB 3.1

USB 2.0

USB 1.1

Device	Hub	Bridge	Host	Storage	Type-C
<b>CYUSB301x FX3</b> 32-Bit Bus to USB 3.1 Gen 1 ARM9, 512KB RAM	<b>CYUSB33xx HX3</b> USB 3.1 Gen 1, Shared Link™ <sup>1</sup> BC 1.2 <sup>2</sup> , Ghost Charge™ <sup>3</sup>	<b>CYUSB306x CX3</b> CSI-2 <sup>4</sup> to USB 3.1 Gen 1 4 CSI-2 <sup>4</sup> Lanes, 1 Gbps/Lane		<b>CYUSB303x FX3S</b> 16-Bit Bus to USB 3.1 Gen 1 RAID <sup>5</sup> , Dual SDXC <sup>6</sup> /eMMC <sup>7</sup>	<b>CYPD1xxx CCG1</b> USB Type-C Port Controller 1 PD Port, 5 Profiles, 100 W
<b>FX3PD</b> USB 3.1 Gen 2 Type-C Peripheral Controller with PD <b>Contact Sales</b>	<b>NEW HX3C Q216</b> USB 3.1 Gen 1 Type-C Hub with PD <b>Contact Sales</b>	<b>CYUSB361x GX3</b> USB 3.1 Gen 1 to GigE Energy Efficient Ethernet		<b>CYUSB302x SD3</b> USB 3.1 Gen 1 SD Reader SDXC <sup>6</sup> /eMMC <sup>7</sup> , RAID <sup>5</sup>	<b>CYPD2xxx CCG2</b> USB Type-C Cable Controller 1 PD Port, Termination, ESD
	<b>HX3PD</b> USB 3.1 Gen 2 Type-C Hub with PD <b>Contact Sales</b>	<b>DX3</b> USB 3.1 Gen 1 to DSI <sup>8</sup> TX <b>Contact Sales</b>			<b>NEW CYPD3xxx CCG3 Q216</b> USB Type-C Port Controller 20-V, Crypto, Billboard
<b>CY7C6801x/53 FX2LP</b> 16-Bit Bus to USB 2.0 8051, 16KB RAM	<b>CY7C656x4 HX2VL</b> 4 Ports 4 Transaction Translators	<b>GX2</b> USB 2.0 to 10/100 Ethernet <b>Contact Sales</b>	<b>CYWB016xBB Bay™</b> HS USB OTG Dual SDXC <sup>6</sup> /eMMC <sup>7</sup>	<b>CYWB0x2xABS Arroyo™, Astoria™</b> 16-Bit Bus to USB 2.0 8051, Dual SD/eMMC <sup>7</sup>	<b>NEW CYPD4xxx CCG4/CCG4M Q216</b> USB Type-C Port Controller 2 PD Ports, 128KB Flash, Mux
<b>CY7C68003 TX2UL</b> ULP <sup>9</sup> PHY 13, 19.2, 24, 26 MHz	<b>CY7C656x1 HX2LP</b> 4 Ports, Industrial Grade 1 Transaction Translator			<b>CY7C6803x NX2LP</b> NAND Flash to USB 2.0 8051, 15KB RAM	<b>CCG5</b> USB Type-C AFE <b>Contact Sales</b>
<b>CYUSB201x FX2G2</b> 32-Bit Bus to USB 2.0 ARM9 512KB RAM				<b>CY7C683xx AT2LP</b> Parallel ATA to USB 2.0 8051	Type-C product applies to any USB speed 
<b>CY7C638xx enCoRe™ II</b> M8C MCU, 20 GPIOs SPI, 8KB Flash		<b>CY7C6521x USB-Serial</b> UART/SPI/I <sup>2</sup> C to USB 2 Channels, CapSense®	<b>SL811HS</b> FS USB Host/Device 256Byte RAM		
<b>CY7C64215 enCoRe III</b> M8C MCU, 50 GPIOs, ADC I <sup>2</sup> C/SPI, 16KB Flash		<b>CY7C65213 USB-to-UART (Gen 2)</b> 3 Mbps, 8 GPIOs	<b>CY7C67300 EZ-Host</b> 4 Ports, FS USB OTG 32 GPIOs		
<b>CY7C643xx enCoRe V</b> M8C MCU, 36 GPIOs, ADC I <sup>2</sup> C/SPI, 32KB Flash		<b>CY7C65210/7 USB Billboard</b> ARM® Cortex® M0 1 or 2 UART/SPI/I <sup>2</sup> C channels	<b>CY7C67200 EZ-OTG™</b> 2 Ports, FS USB OTG 25 GPIOs		

<sup>1</sup> Simultaneous USB 2.0 and SuperSpeed traffic on the same port  
<sup>2</sup> Battery Charging specification v1.2

<sup>3</sup> Enables USB charging without host connection  
<sup>4</sup> Camera Serial Interface v2.0

<sup>5</sup> Redundant array of independent disks  
<sup>6</sup> SD extended capacity

<sup>7</sup> Embedded MultiMedia Card  
<sup>8</sup> Display Serial Interface  
<sup>9</sup> UTMI low-pin interface

Status Availability

Production QQYY

Sampling QQYY

Development

Concept

# CCG1: USB Type-C and PD Port Controller



## Applications

Notebooks, tablets, monitors, docking stations, power adapters, Type-C EMCAs and dongles

## Features

### 32-bit MCU Subsystem

48-MHz ARM® Cortex®-M0 CPU with 32KB flash and 4KB SRAM

### Integrated Analog Blocks

12-bit, 1-Msps ADC for  $V_{BUS}$  voltage and current monitoring  
Dynamic overcurrent and overvoltage protection

### Integrated Digital Blocks

Two configurable 16-bit TCPWM<sup>1</sup> blocks

One SCB<sup>1</sup>: I<sup>2</sup>C master or slave, SPI master or slave, or UART

Up to eight GPIOs

### Type-C Support

Integrated Type-C Transceiver, supporting two Type-C ports

Controls routing of all protocols to an external MUX

### PD Support

Supports Provider<sup>2</sup> and Consumer<sup>3</sup> roles and all power profiles

### Low-Power Operation

1.71-5.5 V operation


Sleep: 1.3 mA, Deep Sleep: 1.3  $\mu$ A

### Packages

40-pin QFN (36 mm<sup>2</sup>), 35-ball CSP (6.8 mm<sup>2</sup>),

16-pin SOIC (60 mm<sup>2</sup>)

## Block Diagram



## Collateral

Datasheet: [CCG1 Datasheet](#)

Reference Design Kit: [CCG1 RDK](#)

## Availability

Production: Now

<sup>1</sup> Serial communication block

<sup>2</sup> A Type-C port that sources power over  $V_{BUS}$

<sup>3</sup> A Type-C port that sinks power from  $V_{BUS}$

<sup>4</sup> Timer, counter, pulse-width modulation block

# CCG2: USB Type-C and PD Port Controller



## Applications

USB Type-C EMCA, Powered Accessories, UFP, DFP, DRP

## Features

### 32-bit MCU Subsystem

48-MHz ARM® Cortex®-M0 CPU with 32KB flash and 4KB SRAM

### Integrated Digital Blocks

Integrated timers, counters and pulse-width modulators

Two SCBs<sup>1</sup> configurable to I<sup>2</sup>C, SPI or UART modes

### Type-C Support

Integrated transceiver, supporting one Type-C port

Integrated DFP (R<sub>P</sub><sup>2</sup>), UFP (R<sub>D</sub><sup>3</sup>), EMCA (R<sub>A</sub><sup>4</sup>) termination resistors

### Power Delivery (PD) Support

Standard power profiles

### Low-Power Operation

Two independent V<sub>CONN</sub> rails with integrated isolation

Independent supply voltage pin for GPIO<sup>5</sup>

2.7-V to 5.5-V operation

Sleep: 2.0 mA; Deep Sleep: 2.5 µA

### System-Level ESD on CC<sup>6</sup> and VDD Pins

±8-kV contact, ±15-kV Air Gap IEC61000-4-2 level 4C

### Packages

20-ball, 3.3-mm<sup>2</sup> CSP with 0.4-mm ball pitch

14-pin 2.5mm x 3.5mm DFN with 0.6mm pin pitch

24-pin 4mm x 4mm QFN with 0.55mm pin pitch


## Collateral

Datasheet: [CCG2 Datasheet](#)

Reference Design Kit: [CCG2 RDK](#)

## Block Diagram

### CCG2: USB Type-C Port Controller With PD



## Availability

Production: Now

<sup>1</sup> Serial communication block configurable as UART, SPI or I<sup>2</sup>C

<sup>2</sup> Termination resistor read as a DFP

<sup>3</sup> Termination resistor read as a UFP

<sup>4</sup> Termination resistor read as an EMCA

<sup>5</sup> General-purpose input/output

<sup>6</sup> Timer, counter, pulse-width modulation block

<sup>7</sup> Configuration Channel

# CCG3: USB Type-C and PD Port Controller



## Applications

Accessories and power adapters

## Features

### Type-C Support

Integrated transceiver, supporting one Type-C port

Alternate Modes<sup>1</sup>, Crypto Engine<sup>2</sup> for USB Authentication<sup>3</sup>

### Power Delivery (PD) Support for Standard Power Profiles

### Integrated Digital Blocks for $V_{BUS}$ Power and MUX Interface

Four timers, counters and pulse-width modulators, 24x GPIOs

Four SCBs<sup>4</sup> for configurable master/slave I<sup>2</sup>C, SPI or UART

USB Billboard Controller<sup>5</sup> with Billboard Device Class<sup>6</sup> support

### Integrated Analog Blocks for OVP, OCP<sup>7</sup>

20-V OVP<sup>7</sup> and OCP<sup>8</sup>; 4:2 cross-bar switch

### 32-bit ARM<sup>®</sup> Cortex<sup>®</sup>-M0 CPU with MCU Subsystem

2x64KB flash for fail-safe updates over CC, I<sup>2</sup>C or USB interfaces

### Low-Power Operation

2x  $V_{BUS}$  Gate Drivers<sup>8</sup>, for consumer and provider power paths

2x high-voltage (5-20 V, 25 V Max)  $V_{BUS}$  voltage inputs

Sleep: 2.0 mA; Deep Sleep: 2.5  $\mu$ A with wake-on-I<sup>2</sup>C/wake-on-CC

### System-Level ESD on CC/ $V_{CONN}$ , $V_{BUS}$ , and SBU Pins


$\pm$ 8-kV contact,  $\pm$ 15-kV Air Gap IEC61000-4-2 level 4C

### Packages

42-ball (8.5 mm<sup>2</sup>) CSP and 40-pin (36 mm<sup>2</sup>) QFN

## Block Diagram

### CCG3: USB Type-C Cable Controller



## Collateral

Datasheet: [CCG3 Datasheet](#)

## Availability

Samples: Now

Production: Q2 2016

<sup>1</sup> Mode of operation in which the data lines are repurposed to transmit non-USB data  
<sup>2</sup> The encryption hardware and software required to implement USB Authentication  
<sup>3</sup> A USB-IF specification that defines the authentication protocol for Type-C accessories  
<sup>4</sup> Serial communication block configurable as UART, SPI or I<sup>2</sup>C  
<sup>5</sup> A USB Device controller that informs the USB Host of the supported Alternate Modes

<sup>6</sup> A specification that defines the method for a USB Device to communicate the supported Alternate Modes  
<sup>7</sup> Overvoltage protection, overcurrent protection  
<sup>8</sup> Circuits to control the gates of external power Field-Effect Transistors (FETs) on  $V_{BUS}$  (5-20 V)  
<sup>9</sup> Timer/counter/pulse-width modulator block  
<sup>10</sup> Termination resistors:  $R_P$  read as a DFP,  $R_D$  as a UFP,  $R_P$  as an EMCA

# CCG4/4M: USB Type-C and PD Port Controller



## Applications

Notebooks, tablets, monitors, docking stations, power adapters

## Features

### Integrated USB Type-C Transceivers Support 2 Type-C Ports

Integrated 2x 1-W  $V_{\text{CONN}}$  FETs and 2x FET control signals, per port programmable  $R_P^1$  and removable  $R_P^1$ , and  $R_D^2$  terminations  
Supports dead battery mode operation

Integrated SuperSpeed USB/DisplayPort (DP) Mux (CCG4M)

### Increased Flash Enables Fail-Safe Bootup

Integrates 128KB flash to store dual firmware images  
Dual firmware images enable Fail-Safe Bootup every time

### Integrated Digital Blocks for Inter-Chip Communications

Four SCBs<sup>3</sup> master or slave configurable to I<sup>2</sup>C, SPI or UART  
SCBs<sup>3</sup> interconnect CCG4 with embedded controller, two alternate muxes and Thunderbolt<sup>4</sup> controller (optional)

### Integrated Blocks for OVP<sup>5</sup> and OCP<sup>6</sup>

Four 8-bit SAR ADCs configurable for OVP<sup>5</sup> and OCP<sup>6</sup>

### Low-Power Operation

2.7-V to 5.5-V operation and independent supply voltage for general-purpose input/output (GPIO) Sleep: 2.0 mA; Deep Sleep: 2.5  $\mu$ A with wake-on-I<sup>2</sup>C/wake-on-CC<sup>7</sup>

### System-Level ESD on CC<sup>7</sup> Pins

$\pm$ 8-kV contact,  $\pm$ 15-kV Air Gap IEC61000-4-2 level 4C


### 32-bit ARM<sup>®</sup> Cortex<sup>®</sup>-M0 CPU with MCU Subsystem

128KB flash, upgradable over CC<sup>7</sup> lines or I<sup>2</sup>C interface

**Packages** 40-pin QFN, 96-ball BGA (CCG4M)

## Block Diagram

### CCG4/4M: Two-Port Type-C Controller with Power Delivery



## Collateral

Datasheet: [CCG4 Datasheet](#)

## Availability

Samples: Now

Production: Q2 2016

<sup>1</sup> Termination resistor read as a DFP

<sup>3</sup> Serial communication block configurable as UART, SPI or I<sup>2</sup>C

<sup>5</sup> Overvoltage protection

<sup>7</sup> Configuration Channel

<sup>2</sup> Termination resistor read as a UFP

<sup>4</sup> An interface jointly defined by Intel and Apple that connects peripherals to a computer

<sup>6</sup> Overcurrent protection

<sup>8</sup> Embedded controller in a PC





# GX3: USB 3.1 Gen 1 to Gigabit Ethernet Bridge



## Applications

USB dongles, docking stations, USB port replicators  
Network printers, security cameras  
Ultrabooks, home gateways  
Game consoles, portable media players  
DVRs, IP set-top boxes, IP TVs  
Other embedded systems


## Features

One-chip USB 3.1 Gen 1 to 10/100/1000M GigE<sup>1</sup> bridge  
Integrates USB 3.1 Gen 1 PHY and GigE<sup>1</sup> PHY  
Integrates USB 3.1 Gen 1 Controller and GigE<sup>1</sup> MAC<sup>2</sup>  
Needs only a 25-MHz crystal to drive both USB and GigE<sup>1</sup> PHY  
IEEE 802.3az<sup>3</sup> support for low-power idle state  
Supports dynamic cable length and power adjustment  
Offers multiple power management Wake-on-LAN<sup>4</sup> features  
Supports optional EEPROM to store USB descriptors  
Integrates on-chip POR<sup>5</sup> circuitry  
68-QFN (8 x 8 x 0.85 mm)

## Collateral

Datasheet: [GX3 Datasheet](#)  
Reference Design Kit: [GX3 RDK](#)  
Software Drivers: [GX3 Drivers](#)

## Block Diagram



## Availability

Production: Now

<sup>1</sup> Gigabit Ethernet

<sup>2</sup> Media access controller that provides the address to an Ethernet node

<sup>3</sup> A new-energy efficient Ethernet standard

<sup>4</sup> An Ethernet standard that allows a computer to be turned on by a network message

<sup>5</sup> Power-on reset



# HX3: USB 3.1 Gen 1 Hub

## Applications

Docking stations for notebook PCs and tablets  
PC motherboards, servers  
Digital TV, monitors  
Retail hub boxes  
Printers, scanners  
Set-top boxes, home gateways, routers, game consoles


## Features

USB 3.1 Gen 1-compliant four-port Hub Controller  
USB-IF certified (Test ID: 330000047)  
WHQL certified for Windows 7, Windows 8, Windows 8.1  
Shared Link™: Supports simultaneous USB 2.0 and USB SuperSpeed (SS) Devices on the same port  
Ghost Charge™: Enables USB charging while the Hub is disconnected from a USB Host  
Charging Standard support:  
USB-IF Battery Charging v1.2  
Apple Charging Standard  
Charging an OTG Host in an ACA-Dock  
Programming of external EEPROM via USB  
Configurable USB SS & USB 2.0 PHY. Drives 11" trace  
68-QFN (8 x 8 x 1.0 mm), 88-QFN (10 x 10 x 1.0 mm), 100-BGA (6 x 6 x 1.0 mm)

## Collateral

Datasheet: [HX3 Datasheet](#)  
Application Note: [HX3 Hardware Design Guide](#)  
Kits: [CY4609, CY4603, CY4613](#)  
Configuration Utility: [Blaster Plus<sup>2</sup>](#)

## Block Diagram



## Availability

Production: Now

<sup>1</sup> Transaction translator

<sup>2</sup> A Cypress GUI-based PC application for setting HX3 configuration parameters

<sup>3</sup> SuperSpeed

# FX3: USB 3.1 Gen 1 Peripheral Controller

## Applications

Industrial, medical and machine vision cameras  
3-D, 1080p Full HD and 4K Ultra HD (UHD) cameras  
Document scanners, fingerprint scanners  
Videoconferencing systems  
Data acquisition systems  
Video capture cards and HDMI converters  
Protocol and logic analyzers  
USB test tools and software-designed radios (SDRs)


## Features

USB 3.1 Gen 1-compliant Peripheral Controller  
USB-IF certified (TID:340800007)  
Fully accessible 32-bit, 200-MHz ARM926EJ core  
512KB of embedded SRAM for code space and buffers  
Up to 32-bit, 100-MHz, flexible GPIF II interface  
Other peripheral interfaces such as I<sup>2</sup>C, I<sup>2</sup>S, UART, SPI and 12 GPIOs  
Unused I/O pins can be used as GPIOs  
Up to 32 USB endpoints  
Flexible clock options:  
19.2-MHz crystal  
19.2-MHz, 26-MHz, 38.4-MHz and 52-MHz clock input  
121-ball BGA (10 x 10 mm), 131-ball WLCSP (4.7 x 5.1 mm)

## Collateral

Datasheet: [FX3 Datasheet](#)  
Development Kit: [FX3 SuperSpeed Explorer Kit](#)  
Software Development Kit: [EZ-USB FX3 SDK](#)

## Block Diagram



## Availability

Production: Now

# FX3S: USB 3.1 Gen 1 RAID<sup>1</sup>-on-Chip

## Applications

Servers, routers  
Mobile storage, USB flash drives  
POS terminals  
Automatic Teller Machines (ATM)  
SDIO expanders  
Data logging devices


## Features

USB 3.1 Gen 1-compliant Peripheral Controller  
USB-IF certified (TID:340800007)  
Fully accessible 32-bit, 200-MHz ARM926EJ core  
512KB of embedded SRAM for code space and buffers  
Up to 16-bit, 100-MHz, flexible GPIF II interface  
Peripheral interfaces such as I<sup>2</sup>C, UART, SPI and GPIOs  
Supports two SDXC<sup>2</sup>, eMMC<sup>3</sup> 4.4, or SDIO 3.0 interfaces  
Support RAID0 or RAID1 configurations  
Flexible clock options:  
19.2-MHz crystal  
19.2-MHz, 26-MHz, 38.4-MHz and 52-MHz clock input  
121-ball BGA (10 x 10 mm)  
131-ball WLCSP (4.7 x 5.1 mm)

## Collateral

Datasheet: [FX3S Datasheet](#)  
Kit: [FX3S RAID<sup>1</sup>-on-Chip Boot Disk Kit](#)  
Software: [FX3 Software Development Kit \(SDK\)](#)  
App Notes: [FX3S Hardware Design Guidelines](#)  
[USB RAID<sup>1</sup> Disk Design Using FX3S](#)

## Block Diagram



## Availability

Production: Now

<sup>1</sup> Redundant array of independent disks

<sup>3</sup> Embedded MultiMedia Card

<sup>2</sup> SD extended capacity

# CX3: MIPI<sup>1</sup> CSI-2 to USB 3.1 Gen 1 Bridge



## Applications

Industrial, medical and machine vision cameras  
1080p Full HD and 4K Ultra HD (UHD) camera  
Document scanners, fingerprint scanners  
Game consoles  
Videoconferencing systems  
Notebook PCs, tablets  
Image acquisition systems


## Features

USB 3.1 Gen 1-compliant video-class controller  
Four-lane MIPI<sup>1</sup> Camera Serial Interface v2.0 (CSI-2) input  
Camera Control Interface (CCI) for image sensor configuration  
Supports industry-standard video data formats:  
RAW8/10/12/14<sup>2</sup>, YUV422/444<sup>3</sup>, RGB888/666/565<sup>4</sup>  
Supports uncompressed streaming video:  
4K UHD at 15 fps, 1080p at 30 fps, 720p at 60 fps  
On-chip ARM9 with 512KB RAM for data processing  
Supports I<sup>2</sup>C, I<sup>2</sup>S, SPI, UART and 12 GPIOs  
121-BGA (10 x 10 x 1.7 mm)

## Collateral

Datasheet: [CX3 Datasheet](#)  
Reference Design Kit: [CX3 RDK](#)  
Software Development Kit: [EZ-USB SDK](#)

## Block Diagram



## Availability

Production: Now

<sup>1</sup> Mobile Industry Processor Interface

<sup>2</sup> Video format for raw video data

<sup>3</sup> Video format for luminance and chrominance components

<sup>4</sup> Video format for red, green and blue pixel components