











TPS659121, TPS659122

SWCS071B -AUGUST 2012-REVISED APRIL 2015

TPS65912x PMU for Processor Power

1 Device Information

1.1 Features

- Four Step-Down Converters:
 - V_{IN} Range From 2.7 V to 5.5 V
 - Power Save Mode at Light Load Current
 - Output Voltage Accuracy in PWM Mode ±2%
 - Typical 26-µA Quiescent Current per Converter
 - Dynamic Voltage Scaling
 - 100% Duty Cycle for Lowest Dropout
- · Ten LDOs:
 - 8 General-Purpose LDOs
 - Output Voltage Range From 0.8 V to 3.3 V
 - 2 Low-Noise RF-LDOs
 - Output Voltage Range From 1.6 V to 3.3 V
 - 32-µA Quiescent Current
 - Preregulation Support by Separate Power Inputs
 - ECO Mode
 - V_{IN} Range of LDOs Respective to the Following Voltage Ranges:
 - 1.8 V to 3.6 V
 - 3.0 V to 5.5 V
- Three LED Outputs:
- 1.2 Applications
- Data Cards
- Smart Phones
- Wireless Routers and Switches
- Tablets

- Internal Dimming Using I²C
- Multiplexed With GPIOs
- Up to 20 mA per Current Sink
- Thermal Monitoring
 - High Temperature Warning
 - Thermal Shutdown
- Bypass Switch
 - Used With DCDC4 in Applications Powering an RF-PA
 - For Example, as Supply Switch for SD Cards
- Interface
 - I²C Interface
 - Power I²C Interface for Dynamic Voltage Scaling
 - SPI
- · 32-kHz RC Oscillator
- Undervoltage Lockout and Battery Fault Comparator
- · Long Button-Press Detection
- Flexible Power-Up and Power-Down Sequencing
- 3.6-mm x 3.6-mm WCSP Package With 0.4-mm Pitch
- Industrial Applications
- LTE Modem
- GPS

1.3 Description

The TPS65912x device provides four configurable step-down converters with up to 2.5-A output current for memory, processor core, I/O, or preregulation of LDOs. The device also contains ten LDO regulators for external use. These LDOs can be supplied from either a battery or a preregulated supply. Power-up or power-down controller is configurable and can support any power-up or power-down sequences (OTP-based). The TPS65912x device integrates a 32-kHz RC oscillator to sequence all resources during power up or power down. All LDOs and DC-DC converters can be controlled by I²C-SPI interface or basic ENABLE balls. In addition, an independent automatic voltage-scaling interface allows for transitioning DC-DC to a different voltage by I²C or basic Roof/Floor Control. Three RGB LEDs with an advanced dimming feature are integrated inside the device. GPIO functionality is multiplexed with LED/ENABLE/SPI when not used. Each GPIO can be configured as part of the power-up sequence to control external resources. One SLEEP pin enables power mode control between active mode and preprogrammed sleep mode for power optimization. For system control, the TPS65912x device has one comparator for system state management. The TPS65912x device comes in a 9-pin x 9-pin WCSP package (3.6 mm x 3.6 mm) with a 0.4-mm pitch.



Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE
TPS65912x	YFF (81)	3.6 mm × 3.6 mm

(1) For more information, see Section 9, Mechanical, Packaging, and Orderable Information.

1.4 Functional Block Diagram

Figure 1-1 shows the functional block diagram of the TPS65912x device.




Figure 1-1. TPS65912x Block Diagram



Table of Contents

1	Devi	ce Information	1		6.6	Implementation of Internal Power-Up and Power-	
	1.1	Features	1			Down Sequencing	_
	1.2	Applications	. 1		6.7	EN1, EN2, EN3, EN4, Resources Control	46
	1.3	Description	1		6.8	SLEEP State Control	46
	1.4	Functional Block Diagram	_		6.9	Registers SET_OFF, KEEP_ON and DEF_VOLT	
2	Revi	sion History	_			Used in SLEEP State; CONFIG2 = 1	46
3		ninal Configuration and Functions			6.10	Registers SET_OFF, KEEP_ON and DEF_VOLT Used for Resources Assigned to an External Enable	
	3.1	Signal Descriptions	<u>6</u>			Pin; CONFIG2 = 1	_
4	Devi	ce Comparison	9		6.11	Registers SET_OFF, KEEP_ON and DEF_VOLT for	
	4.1	Ordering Information	9			Resources Assigned to Pins PWR_REQ, CLK_REQ1 and CLK_REQ2; CONFIG2 = 0	47
	4.2	Default Settings	<u>10</u>		6.12	Voltage Scaling Interface Control Using _OP and	-11
5	Spec	cifications	<u>11</u>		0.12	_AVS Registers with I ² C or SPI Interface	47
	5.1	Absolute Maximum Ratings	11		6.13	Voltage Scaling Using the VCON Decoder on Pins	
	5.2	ESD Ratings	11			VCON_PWM and VCON_CLK	48
	5.3	Recommended Operating Conditions	12		6.14	,	
	5.4	Electrical Characteristics - DCDC1, DCDC2, and	_			DEF_SPI_I2C-GPIO	_
		DCDC3	<u>13</u>		6.15	VDDIO Voltage for Push-Pull Output Stages	
	5.5	Electrical Characteristics – DCDC4	<u>15</u>		6.16	Digital Signal Summary	51
	5.6	Electrical Characteristics – LDOs	<u>16</u>		6.17	TPS659121 On/Off Operation With E450, E500	52
	5.7	Electrical Characteristics - Digital Inputs, Digital			6.18	TPS659122 On/Off Operation for CONFIG1=HIGH	54
		Outputs	<u>18</u>		6.19	TPS659122 On/Off Operation for CONFIG1=LOW.	
	5.8	Electrical Characteristics – VMON Voltage Monitor,			6.20	Interfaces	57
		VDDIO, Undervoltage Lockout (UVLO), and LDOAO			6.21	SPI Interface	<u>58</u>
	5.9	Electrical Characteristics – Load Switch			6.22	I ² C Interface	<u>59</u>
	5.10	Electrical Characteristics – LED Drivers	20		6.23	Thermal Monitoring and Shutdown	62
	5.11	Electrical Characteristics – Thermal Monitoring and	20		6.24	Load Switch	62
	0.11	Shutdown	20		6.25	LED Driver	64
	5.12	Electrical Characteristics – 32-kHz RC Clock	20		6.26	Memory	66
	5.13	Thermal Characteristics	21	7	Appl	lications, Implementation, and Layout 1	134
	5.14	SPI Interface Timing	21		7.1	DC-DC Converters	134
	5.15	I ² C Interface Timing Characteristics	21		7.2	Layout Considerations	136
	5.16	I ² C Timing Diagrams	_		7.3	5-V USB Host Connections for E450 and E500	
	5.17	SPI Timing Diagram	_			Platforms	
	5.18	Typical Characteristics		8	Devi	ce and Documentation Support	138
6		iled Description			8.1	Device Support	138
•	6.1	Linear Regulators	_		8.2	Documentation Support	139
	6.2	Step-Down Converters			8.3	Trademarks	139
	6.3	GPIOs	_		8.4	Electrostatic Discharge Caution	139
		Power State Machine	_		8.5	Glossary	139
	6.4			9	Mecl	hanical, Packaging, and Orderable	
	6.5	Transition Conditions	3/			mation 1	139



2 Revision History

Chan	nges from Revision A (March 2015) to Revision B	Page
•	Changed Applications section	<u>1</u>
Chan	nges from Original (August 2012) to Revision A	Page
•	Changed format of the data sheet to TI standard	



3 Terminal Configuration and Functions




Figure 3-1. Pin Diagram (Bottom View)



3.1 Signal Descriptions

Signal Descriptions for TPS65912x

TEDM	TERMINAL TERMINAL								
			TYPE	DESCRIPTION					
NAME	ALT NAME	NO.							
REFERENCE				Library Land Community Community 400 at Franchista from this six to					
VREF1V25		H3	0	Internal reference voltage. Connect a 100-nF capacitor from this pin to GND. Do not load this pin externally.					
AGND		F3, C7	_	Analog ground connection; connect to PGND on the PCB					
DRIVERS / LIGHTING			1						
LEDA/GPIO3		В3	I/O	General-purpose I/O or LED driver output					
LEDB/GPIO4		B2	I/O	General-purpose I/O or LED driver output					
LEDC/GPIO5		B1	I/O	General-purpose I/O or LED driver output					
STEP-DOWN CONVERTERS	6								
VINDCDC_ANA		C8	I	Analog supply input for DC-DC converters; must be connected to VINDCDC1, VINDCDC2, VINDCDC3 and VINDCDC4					
VINDCDC1		H7, J7	I	Power input to DCDC1 converter; connect to VINDCDC2, VINDCDC3, VINDCDC4 and VINDCDC_ANA					
VDCDC1		J4	I	Voltage sense (feedback) input "+" for DCDC1					
VDCDC1_GND		H4	I	Voltage sense (feedback) input GND for DCDC1; tie to the GND plane or to AGND, alternatively tie to the GND-pad of the output capacitor					
SW1		H6, J6	0	Switch node of DCDC1; connect output inductor					
PGND1		H5, J5	_	Power GND connection for DCDC1 converter					
VCON_PWM		F4	I	PWM period signal for dynamic voltage scaling on DCDC1					
VCON_CLK		F5	I	Clock signal for dynamic voltage scaling on DCDC1					
VINDCDC2		C9	I	Power input to DCDC2 converter; connect to VINDCDC1, VINDCDC3, VINDCDC4 and VINDCDC_ANA					
VDCDC2		D7	I	Voltage sense (feedback) input for DCDC2					
SW2		D9	0	Switch node of DCDC2; connect output inductor					
PGND2		E9	_	Power GND connection for DCDC2 converter					
VINDCDC3		C1	I	Power input to DCDC3 converter; connect to VINDCDC1, VINDCDC2, VINDCDC4 and VINDCDC_ANA					
VDCDC3		F2	ı	Voltage sense (feedback) input for DCDC3					
SW3		D1	0	Switch node of DCDC3; connect output inductor					
PGND3		E1	-	Power GND connection for DCDC3 converter					
VINDCDC4		A7, B7	I	Power input to DCDC4 converter; connect to VINDCDC1, VINDCDC2, VINDCDC3 and VINDCDC_ANA					
VDCDC4		A4	I	Voltage sense (feedback) input "+" for DCDC4					
VDCDC4_GND		B4	I	Voltage sense (feedback) input GND for DCDC4; tie to the GND plane or to AGND, alternatively tie to the GND-pad of the output capacitor					
SW4		A6, B6	0	Switch node of DCDC4; connect output inductor					
PGND4		A5, B5	_	Power GND connection for DCDC4 converter					
LOAD SWITCH	LOAD SWITCH								
LSI		B8, B9	I	Input of the load switch					
LSO		A8, A9	0	Output of the load switch					
EN_LS0		C3	I	Load switch enable pin; the status is copied to Bit [LOADSWITCH:ENABLE0] in state CONFIG					
EN_LS1		C2	I	Load switch enable pin; the status is copied to Bit [LOADSWITCH:ENABLE1] in state CONFIG					



Signal Descriptions for TPS65912x (continued)

TERM	IINAL			DECORPTION.			
NAME	ALT NAME	NO.	TYPE	DESCRIPTION			
LOW DROPOUT REGULAT	ORS	1	•				
VINLDO1210		J2	1	Power input for LDO1, LDO2 and LDO10			
VINLDO3		F8	ı	Power input for LDO3			
VINLDO4		F1	1	Power input for LDO4			
VINLDO5		G8	1	Power input for LDO5			
VINLDO67		A2	I	Power input for LDO6 and LDO7			
VINLDO8		H8	I	Power input for LDO8			
VINLDO9		J8	I	Power input for LDO9			
LDOAO		G3	0	"LDO always on" internal supply; connect buffer capacitor			
VLDO1		J3	0	LDO1 output			
VLDO2		H1	0	LDO2 output			
VLDO3		F9	0	LDO3 output			
VLDO4		G1	0	LDO4 output			
VLDO5		G9	0	LDO5 output			
VLDO6		A3	0	LDO6 output			
VLDO7		A1	0	LDO7 output			
VLDO8		H9	0				
VLDO9		J9	0	LDO9 output			
VLDO10		J1	0	LDO10 output			
STANDARD INTERFACE							
DEF_SPI_I2C-GPIO		E7	I	Digital input that defines whether SPI or I ² C and GPIOs is available on pins C4, D4, E4, D5: 0=SPI; 1=I2C and GPIO1 and GPIO2			
SCL_SCK	SCK	D5	I	I ² C SCL for DEF_SPI_I2C=1 or SPI SCK for DEF_SPI_I2C=0			
SDA_MOSI	MOSI	E4	I/O	I ² C SDA for DEF_SPI_I2C=1 or SPI MASTER OUT SLAVE IN (MOSI) for DEF_SPI_I2C=0			
GPIO1_MISO	MISO	D4	I/O	GPIO1 for DEF_SPI_I2C=1 or SPI MASTER IN SLAVE OUT (MISO) for DEF_SPI_I2C=0			
GPIO2_ CE	CE	C4	I/O	GPIO2 for DEF_SPI_I2C=1 or SPI CHIP ENABLE (CE) active HIGH for DEF_SPI_I2C=0			
ENABLE / VOLTAGE SCAL	ING						
EN1 / DCDC1_SEL ⁽¹⁾	DCDC1_SEL	E8	1	Enable pin or voltage scaling pin changing the output of a converter or a group of converters between 2 predefined values			
EN2 / DCDC2_SEL ⁽¹⁾	DCDC2_SEL	D8	I	Enable pin or voltage scaling pin changing the output of a converter or a group of converters between 2 predefined values			
EN3 / DCDC3_SEL ⁽¹⁾	DCDC3_SEL	C6	I	Enable pin or voltage scaling pin changing the output of a converter or a group of converters between 2 predefined values			
EN4 / DCDC4_SEL ⁽¹⁾	DCDC4_SEL	C5	I	Enable pin or voltage scaling pin changing the output of a converter or a group of converters between 2 predefined values			
SCL_AVS / CLK_REQ1 (2)	CLK_REQ1	E5	I	Power I ² C for dynamic voltage scaling: clock pin or clock request signal1 used to enable and disable power resources			
SDA_AVS / CLK_REQ2 ⁽²⁾	CLK_REQ2	E6	I/O	Power I ² C for dynamic voltage scaling; data pin or clock request signal2 used to enable and disable power resources			
SLEEP / PWR_REQ ⁽²⁾	PWR_REQ	G4	ı	SLEEP mode input or CLK request input			
nRESPWRON / VSUP_OUT	VSUP_OUT	G6	0	Reset output or output of voltage monitor			
VCCS / VIN_MON	VIN_MON	G2	ı	Voltage sense for input voltage monitor; output on pin VSUP_OUT			
PWRHOLD_ON	ON	D6	I	POWERHOLD or ON; enable input			
INT1		G5	0	Interrupt output			

⁽¹⁾ DCDCx_SEL is selected by pulling pin CONFIG2 to GND; this also selects CLK_REQx and PWR_REQ as enable resources.(2) CLK-REQ1, CLK_REQ2 and PWR_REQ is selected by pulling pin CONFIG2 to GND.



Signal Descriptions for TPS65912x (continued)

TERM	MINAL					
NAME	ALT NAME	NO.	TYPE	DESCRIPTION		
nPWRON	/RESIN (optional)	D3	I	Active low, debounced power-on input or power-request input to start power-up sequencing; alternatively active-low reset input to TPS65912x; debounced by 10 ms (OTP option); tie to LDOAO for a logic high if not used.		
OMAP_WDI_32k_OUT		F6	1	Input from OMAP WDI pin to AND gate; alternatively 32-kHz RC oscillator output		
CPCAP_WDI		G7	0	Push-pull output at VDDIO level of AND gate; connect to CPCAP WDI input		
CONFIG1		E2	I	Selects predefined startup options and default voltages; chooses from two internal OTP settings; tie to GND or LDOAO		
CONFIG2		D2	I	Selects predefined startup options; configures pins as DCDC1_SEL, DCDC2_SEL, DCDC3_SEL and DCDC4_SEL as well as CLK_REQ and PWR_REQ signals with CONFIG2 tied to GND. Tie to LDOAO for a logic high level.		
VCC		H2	I	Digital supply input		
VDDIO		F7	I	Supply voltage input for GPIOs and output stages that sets the HIGH level voltage (I/O voltage)		
DGND		E3	-	Digital GND connection, tie to AGND and PGNDx on the PCB		



4 Device Comparison

4.1 Ordering Information⁽¹⁾

T _A	PART NO.	CHIP SIZE	OPTIONS	PACKAGE CODE	PACKAGE	PACKAGE MARKING ⁽²⁾
-40°C to 85°C	TPS659121YFF	D = 3626 μm ±25 μm E = 3681 μm ±25 μm	See Section 4.2	YFF	WCSP	TPS659121
-40°C to 85°C	TPS659122YFF	D = 3626 μm ±25 μm E = 3681 μm ±25 μm	See Section 4.2	YFF	WCSP	TPS659122

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum in the Section 9 at the end of this document, or visit the device product folder on ti.com, (http://www.ti.com)

⁽²⁾ The YFF package is available in tape and reel. Add R suffix (TPS659121YFFR), (TPS659122YFFR) to order quantities of 1500 parts per reel. Add T suffix (TPS659121YFFT), (TPS659122YFFT) to order quantities of 250 parts per reel.



4.2 Default Settings

See the following list for the default output voltages for the DC-DC converters and the LDOs. For DCDC1 to DCDC4 and LDO1 to LDO4, there are two registers defining the output voltage. DCDCx_OP and LDOx_OP is used in active mode when CONFIG2=1. With CONFIG2=0, the status of the DCDCx_SEL pin is used to select between register _OP vs _AVS. With DCDCx_SEL=0, the _OP register defines the output voltage while _AVS sets the output voltage when DCDCx_SEL=1. LDO1 to LDO4 can be mapped to one of the DCDCx_SEL pins. See Section 6.11 for register DEF_VOLT_MAPPING for details.

Table 4-1. Default Settings for TPS659121

Converter / LDO register	TPS659121 default output voltage setting for CONFIG1=LOW	TPS659121 default output voltage setting for CONFIG1=HIGH
DCDC1_OP / DCDC1_AVS	0.85 V / 0.90 V	0.85 V / 0.90 V
DCDC2_OP / DCDC2_AVS	1.8 V / 2.0 V	1.8 V / 2.0 V
DCDC3_OP / DCDC3_AVS	3.2 V / 2.7 V	3.2 V / 2.7 V
DCDC4_OP / DCDC4_AVS	0.5 V / 0.5 V	0.5 V / 0.5 V
LDO1_OP / LDO1_AVS	0.85 V / 0.90 V	0.85 V / 0.90 V
LDO2_OP / LDO2_AVS	0.85 V / 0.90 V	0.85 V / 0.90 V
LDO3_OP / LDO3_AVS	2.85 V / 1.20 V	2.85 V / 1.20 V
LDO4_OP / LDO4_AVS	1.8 V / 1.7 V	1.8 V / 1.7 V
LDO5	2.7 V	2.7 V
LDO6	1.8 V	1.8 V
LDO7	3.0 V	3.0 V
LDO8	3.1 V	3.1 V
LDO9	3.0 V	3.0 V
LDO10	1.8 V	1.8 V

Table 4-2. Default Settings for TPS659122

Converter / LDO register	TPS659122 default output voltage setting for CONFIG1=LOW	TPS659122 default output voltage setting for CONFIG1=HIGH
DCDC1_OP / DCDC1_AVS	1.1 V / 1.1 V	1.2 V / 1.1 V
DCDC2_OP / DCDC2_AVS	1.8 V / 1.8 V	1.8 V / 1.8 V
DCDC3_OP / DCDC3_AVS	1.1 V / 1.1 V	2.1 V / 2.0 V
DCDC4_OP / DCDC4_AVS	1.1 V / 1.1 V	3.3 V / 3.3 V
LDO1_OP / LDO1_AVS	1.7 V / 1.7 V	1.8 V / 3.0 V
LDO2_OP / LDO2_AVS	0.8 V / 0.8 V	3.0 V / 1.8 V
LDO3_OP / LDO3_AVS	0.8 V / 0.8 V	3.0 V / 3.0 V
LDO4_OP / LDO4_AVS	1.8 V / 1.8 V	1.85 V / 1.85 V
LDO5	1.8 V	1.85 V
LDO6	0.8 V	1.85 V
LDO7	1.8 V	1.85 V
LDO8	1.8 V	2.85 V
LDO9	3.3 V	1.85 V
LDO10	1.2 V	3.0 V



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	All pins except A/PGND pins and pins listed below with respect to AGND	-0.3	6	
Voltage	VLDO1, VLDO2, VLDO3, VLDO4, VLDO5, VLDO6, VLDO7, VLDO8, VLDO9, VLDO10, VINLDO1210, VINLDO3, EN1 (DCDC1_SEL), EN2 (DCDC2_SEL), EN3 (DCDC3_SEL), EN4 (DCDC4_SEL) SLEEP (PWR_REQ), CLK_REQ1, CLK_REQ2 VDDIO, CONFIG1, CONFIG2, DEF_SPI_I2C-GPIO, EN_LS0, EN_LS1, OMAP_WDI, CPCAP_WDI, VCON_CLK with respect to AGND	-0.3	3.6	V
	Pin VDCDC1, VDCDC2, VDCDC3, VDCDC4 with respect to AGND	-0.3	3.8	
	Pins SDA_SDI, SCL_SCK, SDO_GPIO1, SCE_GPIO2, SDA_AVS, SCL_AVS, INT1, 32KCLKOUT,GPIO3 and GPIO4 and GPIO5 if defined as GPIOs with push-pull output (otherwise it is 6-V rated), NRESPWRON if nRESPWRON is push-pull output (otherwise it is 6-V rated) with respect to AGND	-0.3	VDDIO + 0.3	
	V _{CC}	VDDIO	6	
Current	All non power pins		5	mA
Current	Power pins (per pin)		2	Α
Operating free-air	r temperature, T _A	-40	85	°C
Maximum junction	n temperature, T _J		125	°C
Storage temperat	ture range, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Section 5.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

				VALUE	UNIT
V _{ESD}	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS001 ⁽¹⁾	All pins	1000	V
	(ESD) performance:	Charged device model (CDM), per JESD22-C101	(2)	250	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

-		MIN	NOM	MAX	UNIT
DC-DC CONVE	RTERS				
VIN1, VIN2, VIN3, VIN4	Input voltage range for step-down converter DCDC1, DCDC2, DCDC3, DCDC4	2.7		5.5	V
	Output voltage range for step-down converter DCDC1, DCDC2, DCDC3 ⁽¹⁾	0.5		3.8	V
	Output voltage range for step-down converter DCDC4 ⁽¹⁾	0.5		3.8	V
L2, L3	Inductance at L2, L3	0.5	1.0	1.3	μΗ
L1, L4	Inductance at L1, L4	0.5	1.0	1.3	μΗ
C _{IN1} , C _{IN4}	Input capacitance at VIN1 and VIN4 (on each pin)	10	22		μF
C _{IN2} , C _{IN3}	Input capacitance at VIN2 and VIN3 (on each pin)	4.7	10		μF
C _{OUTDCDC1,2,3}	Output capacitance at DCDC1, DCDC2 and DCDC3	4.7	10	22	μF
C _{OUTDCDC4}	Output capacitance at DCDC4	10	22	47	μF
LDOs					
VINLDO1210	Input voltage range for LDO1, LDO2 and LDO10	1.7		3.6	V
VINLDO4	Input voltage range for LDO4	1.9		5.5	V
VINLDO5	Input voltage range for LDO5	1.9		5.5	V
V _{LDO1} , V _{LDO2} , V _{LDO3} , V _{LDO6} , V _{LDO7} , V _{LDO8} , V _{LDO9} , V _{LDO10}	Output voltage range for general purpose (GP) LDOs ⁽¹⁾	0.8		3.3	V
V _{LDO4} , V _{LDO5} ,	Output voltage range for RF-LDOs	1.6		3.3	V
CINLDO1210 CINLDO3, CINLDO4, CINLDO5, CINLDO67 CINLDO8 CINLDO8	Input capacitance on LDO supply pins	0.5			μF
$\begin{array}{c} C_{\text{outLDO4,}} \\ C_{\text{outLDO5}} \end{array}$	Output capacitance on LDO4 and LDO5	2.2		10	μF
CoutLDO1, CoutLDO2 CoutLDO3 CoutLDO6 CoutLDO7 CoutLDO8	Output capacitance LDO1, LDO2, LDO3, LDO6, LDO7, LDO8 These LDOs are <i>capless</i> , the required capacitance can be placed at the load	0.5		10	μF
C _{outLDO9} C _{outLDO10}	Output capacitance LDO9 and LDO10 These LDOs are <i>capless</i> , the required capacitance can be placed at the load	1		10	μF
C _{outLDOAO}	Output capacitance on LDOAO	0.5		10	μF
C _{VIN_DCDC_ANA}	Input capacitance on VIN_DCDC_ANA	100			nF
C _{VCC}	Input capacitance on VCC	100			nF
C _{VDDIO}	Input capacitance on VDDIO	100			nF
T _A	Operating ambient temperature	-40		85	°C
T _J	Operating junction temperature	-40		125	°C

⁽¹⁾ The maximum output voltage of DCDC1 to DCDC4 and LDO1 to LDO4 can be reduced by a OTP setting to adopt the maximum voltage to the requirements (or maximum ratings) of the load powered. This allows to protect the processor from exceeding the maximum ratings for the core voltage. The value is set at TI upon customer request in nonvolatile memory (OTP).



5.4 Electrical Characteristics – DCDC1, DCDC2, and DCDC3

P	ARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V_{IN}	Input Voltage Range		2.3		5.5	V
		Option1; in 12.5-mV steps; RANGE[1,0] = 00	0.5		1.2875	V
V _{DCDC1}	DCDCx Output	Option2; in 12.5-mV steps; RANGE[1,0] = 01	0.7		1.4875	V
V _{DCDC2} V _{DCDC3}	Voltage Range	Option3; in 25-mV steps; RANGE[1,0] = 10	0.5		2.075	V
· DCDC3		Option4; in 50-mV steps; RANGE[1,0] = 11	0.5		3.80	V
		DCDC1 (VINDCDC1 ≥ 2.8 V)			2500	
		DCDC2 (VINDCDC2 ≥ 2.8 V)			750	
$I_{OUT(DCDCx)}$	Continuous Output Current	DCDC3 (VINDCDC3 ≥ 2.8 V)			1200	mA
	Carron	DCDC3 for V _{IN} = 2.8 V to 4.5 V; VDCDC3(max) = 1.4875 V			1600	
		I _{LOAD} = 0 mA, DCDCx_MODE = 0, Device not switching; for DCDC1		26	55	μΑ
		I _{LOAD} = 0 mA, DCDCx_MODE = 1, Device switching; for DCDC1		8		mA
	Ovice and Comment	I _{LOAD} < 1 mA, Device not switching; ECO = 1 AND DCDCx_MODE = 0 , for DCDC1		9		μΑ
IQ	Quiescent Current	I _{LOAD} = 0 mA, DCDCx_MODE = 0, Device not switching, for DCDC2 or DCDC3		26	40	μΑ
		I _{LOAD} = 0 mA, DCDCx_MODE = 1, Device switching, for DCDC2 or DCDC3		8		mA
		I _{LOAD} < 1 mA, Device not switching; ECO = 1 AND DCDCx_MODE = 0 , for DCDC2 or DCDC3		3		μΑ
		DCDCx_MODE = 1, V_{IN} = 3.6 V, I_{LOAD} = 0 mA, T_A = 25°C, ECO = 0	-2%			
Accuracy	Accuracy	DCDCx_MODE = 1, V_{IN} = 3.6 V, I_{LOAD} = 0 mA, T_A = -40 °C - 85 °C, ECO = 0	-2.5%			
		DCDCx_MODE = 0 , V_{IN} = 3.6 V, I_{LOAD} = 0 mA, T_A = 25°C, ECO = 0	-3%			
	ECO Mode Accuracy	$V_{IN} = 3.6 \text{ V}, I_{LOAD} = 0 \text{ mA}, T_A = -40 - 85^{\circ}\text{C}; ECO = 1$ $AND \text{ DCDCx_MODE} = 0$	-5%		5%	
V _{DCDC1/2/3}		$ \begin{array}{l} \text{DCDCx_MODE} = 1, \text{V}_{\text{IN}} = 3.6 \text{V}; \\ \text{I}_{\text{LOAD}} = 120 \text{mA to } 1080 \text{mA}; \text{for DCDC1} \end{array} $		0.01		
	Load Regulation			0.01		%/A
		$\begin{aligned} & \text{DCDCx_MODE} = 1, \ V_{\text{IN}} = 3.6 \ V; \\ & I_{\text{LOAD}} = 50 \ \text{mA to } 450 \ \text{mA}; \text{ for DCDC2} \end{aligned}$		0.01		
	Line Regulation	$ \begin{array}{l} \text{DCDCx_MODE} = \textbf{1}, \text{V}_{\text{IN}} = 2.5 \text{ to } 5.5 \text{V}, \\ \text{I}_{\text{LOAD}} = 0 \text{mA, for DCDC1} \end{array} $		0.01		0/ /\ /
	Line Regulation	$ \begin{array}{l} \mbox{DCDCx_MODE} = \mbox{1, V}_{\mbox{IN}} = 2.5 \mbox{ to } 5.5 \mbox{ V}, \\ \mbox{I}_{\mbox{LOAD}} = 0 \mbox{ mA, for DCDC2 or DCDC3} \end{array} $		0.01		%/V
f	Switching	DCDCx_MODE = 0			3500	kHz
f _{SW}	Frequency	DCDCx_MODE = 1, V _{IN} = 3.6 V, V _{OUT} = 1.8 V		2800		kHz
D	High Side FET On-	for DCDC1 with VIN_DCDCx = 3.6 V, D = 100%		60	100	mΩ
'`DS(ON)	R _{DS(ON)} Resistance	for DCDC2 and DCDC3 with VIN_DCDCx = 3.6 V, D = 100%		120	190	mΩ
	Low Side FFT Or	for DCDC1 with VIN_DCDCx = 3.6 V, D = 100%		60	100	mΩ
R _{DS(ON)}	Low Side FET On- Resistance	for DCDC2 and DCDC3 with VIN_DCDCx = 3.6 V, D = 100%		100	160	mΩ
	Link Oids FFT	T _J = 85 °C; DCDC1; VINDCDC1 = 4.2 V			20	
I _{LK_HS}	High Side FET Leakage Current	T _J = 85 °C; DCDC2 or DCDC3; VINDCDC2 = VINDCDC3 = 4.2 V			3	μΑ



Electrical Characteristics - DCDC1, DCDC2, and DCDC3 (continued)

F	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
	Law Olds FFT	T _J = 85 °C; DCDC1; VINDCDC1 = 4.2 V			20	
I _{LK_LS}	Low Side FET Leakage Current	T _J = 85 °C; DCDC2 or DCDC3; VINDCDC2 = VINDCDC3 = 4.2 V			1	μA
		V _{IN} = 3.6 V; DCDC1	3200	4280	5300	
I _{HS_LIMF}	High Side Forward Current Limit	V _{IN} = 3.6 V; DCDC2	1250	1667	2083	mA
	Ourion Emile	V _{IN} = 3.6 V; DCDC3	2100	2800	3500	
		V _{IN} = 3.6 V; DCDC1	3200	4280	5300	
I _{LS_LIMF}	Low Side Forward Current Limit	V _{IN} = 3.6 V; DCDC2	1200	1600	2000	mA
	Odificial Elithia	V _{IN} = 3.6 V; DCDC3	1875	2500	3125	
t _{OFF(MIN)}	Minimum HS FET Off Time	V _{IN} = 3.6 V		30		ns
	DCDC1 output voltage ripple	V_{IN} = 5 V; V_{OUT} = 0.95 V; I_o = 1.5 A; L = 1 μ H, RSL = 50 mR; C_o = 10 μ F		10		mVpp
	DCDC2 output voltage ripple	V_{IN} = 5 V; V_{OUT} = 2.0 V; I_{o} = 600 mA; L = 1 μ H, RSL = 50 mR; C_{o} = 10 μ F		10		mVpp
	DCDC3 output voltage ripple	V_{IN} = 5 V; V_{OUT} = 3.2 V; I_{o} = 600 mA; L = 1 μ H, RSL = 50 mR; C_{o} = 10 μ F		10		mVpp
	DCDC1 load transient response	V_{IN} = 5 V; V_{OUT} = 0.95 V; I_{o} = 1 mA to 2 A; L = 1 μ H, RSL = 50 mR; C_{o} = 10 μ F; dt = 100 ns		25		mV
	DCDC2 load transient response	V_{IN} = 5 V; V_{OUT} = 1.8 V; I_{o} = 1 mA to 400 mA; L = 1 μ H, RSL = 50 mR; C_{o} = 10 μ F; dt = 1 μ S		50		mV
	DCDC3 load transient response	V_{IN} = 5 V; V_{OUT} = 3.2 V; I_o = 1 mA to 500 mA; L = 1 μ H, RSL = 50 mR; C_o = 10 μ F; dt = 1 μ s		50		mV
V	Power Good	VDCDCx falling	86%	90%	94%	
V_{DCDCPG}	Threshold	VDCDCx rising			98%	
t _{DCDCPG}	Power Good Threshold Deglitch			1		ms
t _{Start}	Start-up time	Time to start switching, measured from end of I ² C command enabling converter	32	55	100	μs
t _{Ramp}	V _{OUT} Ramp UP time	Time to ramp from 5% to 95% of V _{OUT}	100	160	250	μs
R _{Discharge}	Discharge resistor		250	400	500	Ω
T _{pwm}	PWM clock period for VCON_CLK		30		300	ns
T _{su}	VCON set up time	VCON_PWM to rising edge of VCON_CLK			7	ns
T _{hd}	VCON hold time	VCON_PWM from rising edge of VCON_CLK			7	ns



5.5 Electrical Characteristics - DCDC4

P	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input Voltage Range		2.3		5.5	V
		Option1; in 12.5-mV steps; RANGE[1,0] = 00	0.5		1.2875	·
	DCDC4 Output	Option2; in 12.5-mV steps; RANGE[1,0] = 01	0.7		1.4875	,
V_{DCDC4}	Voltage Range	Option3; in 25-mV steps; RANGE[1,0] = 10	0.5		2.075	V
		Option4; in 50-mV steps; RANGE[1,0] = 11	0.5		3.80	
I _{OUT(DCDC4)}	Continuous Output Current	DCDC4 (VINDCDC4 ≥ 2.8 V)			2500	mA
		I _{LOAD} = 0 mA, DCDC4_MODE = 0, Device not switching		26	55	μA
IQ	Quiescent Current	I _{LOAD} = 0 mA, DCDC4_MODE = 1, Device switching; EN_LS[1,0] = 00 or 01		8		mA
		I _{LOAD} < 1 mA, Device not switching; ECO = 1 AND DCDC4_MODE = 0		9		μΑ
		DCDC4_MODE = 1, V_{IN} = 3.6 V, I_{LOAD} = 0 mA, T_A = 25 °C; EN_LS[1,0] = 00 or 01	-2%		2%	
		DCDC4_MODE = 1, V _{IN} = 3.6 V, I _{LOAD} = 0 mA, T _A = -40 °C - 85 °C; EN_LS[1,0] = 00 or 01	-2.5%		2.5%	
	Accuracy	DCDC4_MODE = 0 , V_{IN} = 3.6 V, I_{LOAD} = 0 mA, T_A = 25 °C	-3%		3%	
V_{DCDCx}		DCDC4_MODE = 0, V_{IN} = 3.6 V, I_{LOAD} = 0 mA, T_A = -40 °C to 85 °C	-3%		3%	
	ECO mode Accuracy	$\begin{aligned} &ECO = 1 \; \mathit{AND} \; DCDCx_MODE = 0 \;, \; V_{IN} = 3.6 \; V, \\ &I_{LOAD} = 0 \; mA, \; T_{A} = -40 \; ^{\circ}C \; to \; 85 \; ^{\circ}C \end{aligned}$	-5%		5%	
	Load Regulation	DCDC4_MODE = 1, V_{IN} = 3.6 V; EN_LS[1,0] = 00 or 01; I_{LOAD} = 250 mA to 2250 mA		0.01		%/A
	Line Regulation	DCDC4_MODE = 1, V _{IN} = 2.5 -5.5 V, I _{LOAD} = 0 mA; EN_LS[1,0] = 00 or 01		0.01		%/V
	Switching	DCDC4_MODE = 0			3500	kHz
f_{SW}	Switching Frequency	DCDC4_MODE = 1, V _{IN} = 3.6 V, V _{OUT} = 1.8 V, EN_LS[1,0] = 00 or 01		2800		kHz
D	High-side MOSFET on-resistance	V _{IN_DCDC4} = 3.6 V, 100% duty cycle		60	100	mΩ
$R_{DS(ON)}$	Low-side MOSFET on-resistance	V _{IN_DCDC4} = 3.6 V, 0% duty cycle		60	100	mΩ
I _{LK_HS}	High-side leakage current	T _J = 85 °C; VINDCDC4 = 4.2 V			20	μΑ
I _{LK_LS}	Low-side leakage current	T _J = 85 °C; VINDCDC4 = 4.2 V			20	μΑ
I _{LIM}	High-side current limit	2.9 V ≤ V _{IN_DCDC4} ≤ 5.5 V	3000	4400	5000	mA
I _{LIM}	Low-side current limit	2.9 V ≤ V _{IN_DCDC4} ≤ 5.5 V	3000	3700	4300	mA
t _{OFF(MIN)}	Minimum HS FET Off Time	V _{IN} = 3.6 V		30		ns
	DCDC4 output voltage ripple	V_{IN} = 5 V; V_{OUT} = 3.4 V; I_{o} = 2 A; L = 1 μ H, RSL = 50 mR; C_{o} = 10 μ F		10		mVpp
	DCDC4 load transient response	V_{IN} = 5 V; V_{OUT} = 3.4 V; I_{o} = 1 mA to 2 A; L = 1 μ H, RSL = 50 mR; C_{o} = 10 μ F; dt = 10 μ S		100		mV
M	Power Good	VDCDC4 falling	86%	90%	94%	
V_{DCDCPG}	Threshold	VDCDC1 rising			98%	
t _{DCDCPG}	Power Good deglitch time			1		ms



Electrical Characteristics – DCDC4 (continued)

 $T_A = -40$ °C to +85 °C, typical values are at $T_A = +25$ °C (unless otherwise noted)

F	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Start-up time, (RAMP_TIME=0)	Time to start switching, measured from end of I ² C command enabling converter; DCDC4_CTRL:RAMP_TIME = 0	32	55	100	μs
t _{Start}	Start-up time, (RAMP_TIME=1)	Time to start switching, measured from end of I ² C command enabling converter; DCDC4_CTRL:RAMP_TIME = 1	4	7	14	μs
	V _{OUT} Ramp UP time (RAMP_TIME=0)	Time to ramp from 5% to 95% of V _{OUT} ; DCDC4_CTRL:RAMP_TIME = 0; V _{OUT} = 3.4 V	106	160	250	μs
t _{Ramp}	V _{OUT} Ramp UP time (RAMP_TIME=1)	Time to ramp from 5% to 95% of V _{OUT} ; DCDC4_CTRL:RAMP_TIME = 1; V _{OUT} = 3.4 V	25	40	66	μs
R _{Discharge}	Discharge resistor		250	400	500	Ω
Vbyp-on	Bypass mode turn- on duty cycle	For ENABLE[1,0]=10; turn on is based on the duty cycle of the PWM signal of DCDC4	90%	97.5%	99.5%	
Vbyp-off	Bypass mode turn- off output voltage threshold	For ENABLE[1,0]=10; turn off is based on output voltage above the nominal value	8%	12%	15%	

Electrical Characteristics - LDOs

	PARAMETER	TEST CONDITION	MIN	TYP MAX	UNIT
		LDO1	1.7	3.6	
		LDO2	1.7	3.6	
		LDO3	1.7	3.6	
		LDO4	1.9	5.5	
V_{IN}	Input Voltage	LDO5	1.9	5.5	V
		LDO6	1.8	5.5	
		LDO7	1.8	5.5	
		LDO8	1.8	5.5	
		LDO9	1.8	5.5	
		LDO10	1.7	3.6	
	LDO Output Voltage for general-purpose LDOs ⁽¹⁾		0.8	3.3	V
V_{LDOx}	LDO Output Voltage for RF_LDOs		1.6	3.3	V
	LDO Voltage	ECO = 0	-2%	2.5%	
	Accuracy	ECO = 1	-5%	5%	
		LDO1	100		
		LDO2	100		
		LDO3	100		
		LDO4	250		
		LDO5	250		mA
$I_{OUT(LDOx)}$	LDO Continuous Output Current	LDO6	100		110 (
		LDO7	300		
		LDO8	100		
		LDO9	300		
		LDO10	300		



Electrical Characteristics – LDOs (continued)

PA	RAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
		LDO1, LDO2, LDO3, LDO6, LDO8	100		420	
	1.00 0	LDO4, LDO5	250		650	1
ISHORT(LDOx)	LDO Current Limit	LDO7	300		750	mA
		LDO9, LDO10	300		750	
		I _{OUT(LDO1)} = 50 mA; VINLDO1 = 1.7 V			500	
		I _{OUT(LDO2)} = 100 mA; VINLDO2 = 1.7 V			500	
		I _{OUT(LDO3)} = 80 mA; VINLDO3 = 1.5 V			200	
		I _{OUT(LDO4)} = 200 mA; VINLDO4 = 2.0 V			200	
$V_{DO(LDOx)}$	Dropout Voltage (2)	I _{OUT(LDO5)} = 200 mA; VINLDO5 = 3.0 V			300	mV
,		I _{OUT(LDO6)} = 100 mA; VINLDO6 = 3.2 V			200	
		I _{OUT(LDO7)} = 200 mA; VINLDO7 = 3.2 V			200	
		I _{OUT(LDO8)} = 100 mA; VINLDO8 = 2.9 V			200	
		I _{OUT(LDO9)} = 300 mA (LDO9); VINLDO9 = 3.1 V			200	
		I _{OUT(LDO10)} = 300 mA (LDO10); VINLDO10 = 2.0 V			200	
	Line Regulation	$V_{IN} = V_{LDO} + 0.5 \text{ V}$ and $I_{LOAD} = 50 \text{ mA}$	-1%		1%	
	3	LDO1, LDO2, LDO3, LDO6, LDO8:				
		I _{LOAD} = 1 mA to 100 mA	-0.5%		0.5%	
	Load Regulation;	LDO5, LDO7:	-1%		1%	
	ECO = 0	I _{LOAD} = 1 mA to 200 mA	170		170	
		LDO4, LDO9, LDO10: I _{LOAD} = 1 mA to 300 mA	-1.5%		1.5%	
	Load Regulation; ECO = 1	LDO1 to LDO10: I _{LOAD} = 0 mA to 1 mA	-5%		5%	
	Line Transient Response	$dV/dt = \pm 0.5 V/\mu s$	-50		50	mV
	Load Transient Response	dl/dt = 100 mA/µs; 10% to 90% load step	-110		110	mV
PSRR	Power Supply Rejection Ratio for LDO1 to LDO3 and LDO6 to LDO10	$f = 10 \text{ Hz to 1 kHz}, V_{\text{IN}} - V_{\text{OUT}} \ge 0.5 \text{ V},$ $I_{\text{LOAD}} = 10 \text{ mA to } 0.75 \times I_{\text{LOAD(MAX)}}$	47			dB
	Power Supply Rejection Ratio for LDO4 and LDO5	$f = 10$ Hz to 1 kHz, $V_{IN} - V_{OUT} \ge 0.5$ V, $I_{LOAD} = 10$ mA to $0.75 \times I_{LOAD(MAX)}$	63			
	Output voltage noise	$f = 10 \text{ Hz to } 100 \text{ kHz}, V_{IN} - V_{OUT} \ge 0.5 \text{ V}, I_{LOAD} \ge 10 \text{ mA}$		150		μVrms
	for LDO1 to LDO3 and LDO6 to LDO10	$f = 10 \text{ Hz to } 10 \text{ kHz}, V_{\text{IN}} - V_{\text{OUT}} \ge 0.5 \text{ V}, I_{\text{LOAD}} \ge 10 \text{ mA}$		50		μVrms
	Output voltage noise	$f = 10 \text{ Hz to } 100 \text{ kHz}, \text{ V}_{\text{IN}} - \text{V}_{\text{OUT}} \ge 0.5 \text{ V}, \text{ I}_{\text{LOAD}} \ge 10 \text{ mA}$		30		μVrms
	for LDO4 and LDO5	$f = 10 \text{ Hz to } 10 \text{ kHz}, V_{IN} - V_{OUT} \ge 0.5 \text{ V}, I_{LOAD} \ge 10 \text{ mA}$		15		μVrms
		ECO = 1; I _{LOAD} ≤ 1 mA for LDO1, LDO2, LDO3, LDO6, LDO7, LDO8, LDO9, LDO10			8	
l _q		ECO = 1; I _{LOAD} ≤ 1 mA for LDO4, LDO5			16	
	Quiescent Current	ECO = 0 ; I _{LOAD} ≤ 1 mA for LDO1, LDO2, LDO3, LDO6, LDO7, LDO8, LDO9, LDO10			32	μA
		ECO = 0 ; I _{LOAD} ≤ 1 mA for LDO4, LDO5			40	
	ECO exit time	Minimum wait time before the full current can be drawn after ECO is set 0			50	μs
t _{Ramp}	V _{OUT} Ramp Up time	Time to ramp from 5% to 95% of V _{OUT} ; I _{OUT} = 100 mA			170	μs
Namp	PG Trigger	$V_{LDOx} \le V_{TARGET}$; V_{LDOx} falling	87%	90.6%	94.5%	F-7
V_{LDOPG}	PG Trigger	V _{LDOx} rising	3.75		98%	
	990.	- FDOX3	İ		00/0	



Electrical Characteristics – LDOs (continued)

 $T_A = -40$ °C to +85 °C, typical values are at $T_A = +25$ °C (unless otherwise noted)

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
t _{LDOPG}	Power Good deglitch time			1		ms
R _{Discharge}	Discharge resistance at LDO output	LDO disabled	200	325	450	Ω

5.7 Electrical Characteristics – Digital Inputs, Digital Outputs

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V _{IL}	Low-Level Input Voltage		0	0.4	V
		All pins except digital interfaces and configuration pins listed below	1.1	V _{CC}	
V_{IH}	High-Level Input Voltage	For CONFIG1, CONFIG2, DEF_SPI_I2C-GPIO, EN_LS0, EN_LS1, EN1 (DCDC1_SEL), EN2 (DCDC2_SEL), EN3 (DCDC3_SEL), EN4 (DCDC4_SEL), SLEEP (PWR_REQ), CPCAP_WDI, VCON_CLK, CLK_REQ1, CLK_REQ2	1.1	3.3	V
		For SDA, SCL, SDA_AVS, SCL_AVS	0.7 × VDDIO	VDDIO	
		For MOSI	1.1	VDDIO	
		I _{OL} = 1 mA; except SDA, SCL, SDA_AVS, SCL_AVS	0	0.2	
V _{OL}	Low-Level Output Voltage	I _{OL} = 3 mA; for SDA, SCL, SDA_AVS, SCL_AVS; for VDDIO = 1.8 V	0	0.2 × VDDIO	V
		I_{OL} = 3 mA; for SDA, SCL, SDA_AVS, SCL_AVS; for 2 V < VDDIO \leq 3.6 V	0	0.4	
V _{OH}	High-Level Output Voltage	For pins configured as push-pull output to VDDIO; I _{OH} = 1 mA	VDDIO – 0.2	VDDIO	٧
		For pins configured as open-drain output		V_{CC}	
	Low-Level Output Current	Except SCL, SDA, AVS_SCL, AVS_SDA	1		mA
I _{OL}	Low-Level Output Current	For SCL, SDA, AVS_SCL, AVS_SDA		5	IIIA
I _{OH}	High-Level Output Current			1	mA
I_{LKG}	Input-Leakage Current	Input pins tied to V _{IL} or V _{IH}		0.5	μΑ



5.8 Electrical Characteristics – VMON Voltage Monitor, VDDIO, Undervoltage Lockout (UVLO), and LDOAO

 $T_A = -40$ °C to +85 °C, typical values are at $T_A = +25$ °C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VMON	Voltage monitor threshold for VMON_SEL[1,0] = 00; rising voltage	-2%	3.1	+2%	V
	Voltage monitor threshold for VMON_SEL[1,0] = 01; rising voltage	-2%	2.9	+2%	V
	Voltage monitor threshold for VMON_SEL[1,0] = 10; rising voltage	-2%	2.8	+2%	V
	Voltage monitor threshold for VMON_SEL[1,0] = 11; rising voltage	-2%	2.7	+2%	V
VMON hysteresis	For falling voltage		250		mV
VDDIO voltage range	Voltage applied to VDDIO pin to set the high level voltage of push-pull output stages	1.63		3.6	V
VDDIO undervoltage lockout threshold		1.4		1.625	V
11/4.0	Internal undervoltage lockout threshold (supply voltage rising)		2.5		V
UVLO	Internal UVLO threshold hysteresis		200		mV
VLDOAO	Output voltage for LDOAO (LDO always on)		2.5		V

5.9 Electrical Characteristics – Load Switch

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Voltage between LSI and LSO				5.5	V
	ILIM[1,0] = 00 ; V(LSI) = 2.7 V to 5.5 V	75	90	115	mA
	ILIM[1,0] = 00 ; V(LSI) = 4.5 V to 5.5 V; $T_A = -10$ °C to + 85 °C	85	90	100	mA
	ILIM[1,0] = 01 ; V(LSI) = 2.7 V to 5.5 V	450	485	520	mA
LSI input current limit	ILIM[1,0] = 01 ; V(LSI) = 4.5 V to 5.5 V; $T_A = -10$ °C to + 85 °C	460	485	500	mA
	ILIM[1,0] = 10 ; V(LSI) = 2.7 V to 5.5 V	720	820	920	mA
	ILIM[1,0] = 10 ; V(LSI) = 2.7 V to 5.5 V; T _A = -10 °C to + 85 °C	750	820	900	mA
	ILIM[1,0] = 11; V(LSI) = 2.7 V to 5.5 V; not tested in production	2000	2500	3000	mA
Current limit response time			10		μs
Resistance from LSI to LSO	When switch closed and operated as load switch with ILIM[1,0] = 11		20	40	mΩ
Resistance from LSI to LSO	When switch closed and operated as load switch with ILIM[1,0] = 00 or 01 or 10			200	mΩ
Leakage current from LSI to LSO	When load switch is open			20	μA
Load switch over-voltage protection on the output (sensed at VDCDC4)	For EN_LS[1,0]= 10 or 11, when load switch is used as BYPASS switch		4.18		V



5.10 Electrical Characteristics - LED Drivers

 $T_A = -40$ °C to +85 °C, typical values are at $T_A = +25$ °C (unless otherwise noted)

PAR	AMETER	TEST CONDITIONS	MIN	TYP N	AX	UNIT
I _{SINK(LEDx)}	LEDx output sink current	V(LEDA) = V(LEDB) = V(LEDC) = 0.25 V	2		20	mA
0(223.4)	Accuracy	Absolute accuracy	-8%	9	5%	
V _{LO(LEDx)}	Low level output voltage	Output low voltage at LEDx pins, 20 mA		(.25	V
I _{LKG(LEDx)}	Output off leakage current	Output voltage = 5 V, driver set to OFF			1	μΑ

5.11 Electrical Characteristics – Thermal Monitoring and Shutdown

 $T_A = -40$ °C to +85 °C, typical values are at $T_A = +25$ °C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Hot-Die Temperature rising threshold	THERM_HDSEL[1:0]=00 THERM_HDSEL[1:0]=01 THERM_HDSEL[1:0]=10 THERM_HDSEL[1:0]=11	113	117, 121, 125, 130	136	°C
Hot-Die Temperature hysteresis			10		°C
Thermal Shutdown temperature rising threshold		136	148	160	°C
Thermal Shutdown temperature hysteresis			10		°C
Ground current	Device in ACTIVE state, Temp = 27 °C, V _{CCS} = 3.8 V		6		μΑ

5.12 Electrical Characteristics – 32-kHz RC Clock

7 71	7				
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CLK32KOUT rise and fall time	$C_L = 35 \text{ pF}$			10	ns
Output-frequency low level output voltage	CK32KOUT output		32		kHz
Output-frequency accuracy	at 25 °C	-20%	0%	+15%	
Output duty cycle		40%	50%	60%	
Settling time				150	μs



5.13 Thermal Characteristics

THERMAL METRIC ⁽¹⁾ R _{θJA} Junction-to-ambient thermal resistance R _{θJCtop} Junction-to-case (top) thermal resistance	TPS65912x		
	THERMAL METRIC ⁽¹⁾	YFF	UNIT
		81 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	41.3	
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	0.1	
$R_{\theta JB}$	Junction-to-board thermal resistance	5.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.7	
ΨЈΒ	Junction-to-board characterization parameter	5.2	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, (SPRA953).

5.14 SPI Interface Timing

	DESCRIPTIONS	MIN	MAX	UNIT
t _{cesu}	Chip select set up time	30		ns
t _{cehld}	Chip select hold time	30		ns
t _{ckper}	Clock cycle time	65		ns
t _{ckhigh}	Clock high typical pulse duration	20		ns
t _{cklow}	Clock low typical pulse duration	20		ns
t _{sisu}	Input data set up time, before clock active edge	5		ns
t _{sihld}	Input data hold time, after clock active edge	5		ns
t _{dr}			15	ns
t _{CE}	Time from CE going low to CE going high	65		ns
Capacitive load on pin GPIO1_MISO			30	pF

5.15 I²C Interface Timing Characteristics⁽¹⁾

		TEST CONDITIONS	MIN N	1AX	UNIT
	SCL Clock Frequency	Standard mode		100	kHz
		Fast mode		400	kHz
		High-speed mode (write operation), C _B – 100 pF max		3.4	MHz
$f_{(SCL)}$		High-speed mode (read operation), $C_B - 100 \text{ pF max}$		3.4	MHz
		$\begin{array}{l} \text{High-speed mode (write operation),} \\ \text{C}_{\text{B}} - 400 \text{ pF max} \end{array}$		1.7	MHz
		$\begin{array}{l} \text{High-speed mode (read operation),} \\ \text{C}_{\text{B}} - 400 \text{ pF max} \end{array}$		1.7	MHz
•	Bus Free Time Between a STOP	Standard mode	4.7		μs
t _{BUF}	and START Condition	Fast mode	1.3	1.7	μs
		Standard mode	4		μs
t_{HD} , t_{STA}	Hold Time (Repeated) START Condition	Fast mode	600	3.4	ns
	Condition	High-speed mode	160		ns
		Standard mode	4.7		μs
	LOW Paried of the OOL Object	Fast mode	1.3		μs
t_{LOW}	LOW Period of the SCL Clock	High-speed mode, C _B – 100 pF max	160	3.4 1.7 1.7 1.7 1.3 4 00 60 1.7 1.3 60 20 4 00 60	ns
		High-speed mode, C _B – 400 pF max	320		ns
		Standard mode	4		μs
t _{HIGH}	HIGH Period of the SCL Clock	Fast mode	600		ns
		High-speed mode, C _B – 100 pF max	60		ns
		High-speed mode, C _B – 400 pF max	120	3.4	ns

(1) Specified by design. Not tested in production.

Specifications



I²C Interface Timing Characteristics⁽¹⁾ (continued)

		TEST CONDITIONS	MIN	MAX	UNIT
		Standard mode	4.7		μs
t _{SU} , t _{STA} Setup Time for a Repeated START Condition	Fast mode	600		ns	
	STATE CONTAINON	High-speed mode	160	3.45 0.9 70 150 1000 300 40 80 1000 300 40 80 160 300 300 40 80 160 300 80 160 300 80 160	ns
		Standard mode	250	3.45 0.9 70 150 1000 300 40 80 1000 300 40 80 1000 300 40 80 1000 300 80 160 300 80 160 300 80	ns
t _{SU} , t _{DAT} Data Setup Time	Fast mode	100		ns	
	High-speed mode	10		ns	
		Standard mode	0	3.45	μs
	Data Hold Time	Fast mode	0	3.45 0.9 70 150 1000 300 40 80 1000 300 40 80 1000 300 80 160 300 80 160 300 80 160 300 80	μs
t _{HD} , t _{DAT}	Data Hold Time	High-speed mode, C _B – 100 pF max	0		ns
		High-speed mode, C _B – 400 pF max	0		ns
		Standard mode	20 + 0.1 C _B	1000	ns
	Diag Time of COL Cinnel	Fast mode	20 + 0.1 C _B	150 1000 300 40 80 1000 300 80 160 300 300	ns
t _{RCL}	Rise Time of SCL Signal	High-speed mode, C _B – 100 pF max	10	40	ns
		High-speed mode, C _B – 400 pF max	20	80	ns
		Standard mode	20 + 0.1 C _B	1000	ns
	Rise Time of SCL Signal After a	Fast mode	20 + 0.1 C _B	3.45 0.9 70 150 1000 300 40 80 1000 300 40 80 160 300 40 80 160 300 40 80 160 300 40 80 160 300 40 80 160 300 40 80 160 300 40 80 160 300 40 80 160 300 40 80 160 300 40 80 80 80 80 80 80 80 80 80 8	ns
RCL1	Repeated START Condition and After an Acknowledge BIT	High-speed mode, C _B – 100 pF max	10		ns
	ŭ	High-speed mode, C _B – 400 pF max	20	160	ns
		Standard mode	20 + 0.1 C _B	3.45 0.9 70 150 1000 300 40 80 1000 300 40 80 1000 300 40 80 1000 300 40 80 1000 300 40 80 1000 300 40 80 1000 1000 1000 1000 80 1000 80 80 80 80 80 80 80 80 80 80 80 80	ns
L	Fall Times of COL Cimes!	Fast mode	20 + 0.1 C _B		ns
t _{FCL}	Fall Time of SCL Signal	High-speed mode, C _B – 100 pF max	10		ns
		High-speed mode, C _B – 400 pF max	20		ns
		Standard mode	20 + 0.1 C _B	3.45 0.9 70 150 1000 300 40 80 1000 300 40 80 160 300 300 80 160 300 80 160 300 80 160	ns
L	Diag Time of CDA Cinnel	Fast mode	20 + 0.1 C _B		ns
RDA	Rise Time of SDA Signal	High-speed mode, C _B – 100 pF max	10		ns
		High-speed mode, C _B – 400 pF max	20		ns
		Standard mode	20 + 0.1 C _B	_B 300	ns
L	Fast mode	Fast mode	20 + 0.1 C _B	300	ns
FDA	Fall Time of SDA Signal	High-speed mode, C _B – 100 pF max	10	80	ns
		High-speed mode, C _B – 400 pF max	20	160	ns
		Standard mode	4		μs
t _{SU} , t _{STO}	Setup Time for STOP Condition	Fast mode	600		ns
		High-speed mode	160		ns
Св	Capacitive Load for SDA and SCL			400	pF

5.16 I²C Timing Diagrams





Figure 5-1. Serial Interface Timing Diagram for FS-Mode





A. First rising edge of the SCLH signal after Sr and after each acknowledge bit.

Figure 5-2. Serial Interface Timing Diagram for HS-Mode

5.17 SPI Timing Diagram






Figure 5-3. SPI Interface Timing




5.18 Typical Characteristics









































www.ti.com

6 Detailed Description

6.1 Linear Regulators

The power management core has 10 LDOs with various output voltage/current capabilities. Each LDO output voltage can be set independently through the communication bus (see *LDO Voltage Settings* table in Section 6.26.2) and the transition occurs immediately if the LDO is enabled.

LOW QUIESCENT CURRENT (ECO) MODE

Each LDO is equipped with a low quiescent current mode that can enabled or disabled separately. When the ECO bit is 1, the LDOx eco mode is enabled.

OUTPUT DISCHARGE

Each LDO is equipped with an output discharge bit. When the bit is set to 1, the output of the LDO will be discharged to ground with the equivalent of a $300-\Omega$ resistor. If the LDO is enabled, the discharge bit is ignored.

THERMAL SHUTDOWN

There is a global thermal shutdown protection for all step-down converters and LDOs. The thermal sensor will generate an early warning depending on the setting of register THRM_REG. If the temperature rises above the thermal shutdown threshold, the complete device is powered down to OFF state.

LDO ENABLE

The LDOs enable/disable is part of the flexible power-up and power-down state machine. Each LDO can be programmed such that it is powered up automatically in one of the 15 time slots after a power-on condition occurs or is controlled by a dedicated pin. Pins EN_1, EN_2, EN_3 and EN_4 as well as pins CLK_REQ1, CLK_REQ2 and PWR_REQ (SLEEP) can be mapped to any resource (LDOs, DC-DC converter, 32-kHz clock output or GPIO) to enable or disable it.

LDO VOLTAGE RANGE

The output voltage range for the standard LDOs is 0.8 V to 3.3 V. For the RF-LDOs, LDO4 and LDO5, the output voltage range is 1.6 V to 3.3 V. The most significant bit for the voltage settings SEL[5] on LDO4 and LDO5 is ignored and is internally set to 1.

LDO POWER GOOD COMPARATOR

The output voltage of each LDO is supervised by an internal power good comparator. Its output is setting and clearing the PGOOD bits in registers PGOOD and PGOOD2. The power good bits are not valid if the LDO is enabled but the input voltage to the LDO is below 1 V.



6.2 Step-Down Converters

The synchronous step-down converter used in the power management core includes a unique hysteric PWM controller scheme which enables switch frequencies over 3 MHz, excellent transient and AC load regulation as well as operation with tiny and cost competitive external components.

The controller topology supports forced PWM Mode as well as Power Save Mode operation. Power Save Mode operation reduces the quiescent current consumption and ensures high conversion efficiency at light loads by skipping switch pulses.

A significant advantage of this architecture compared to other hysteretic PWM controller topologies is its excellent DC and AC load regulation capability in combination with low output voltage ripple over the entire load range which makes this part well suited for audio and RF applications.

Once the output voltage falls below the threshold of the error comparator a switch pulse is initiated and the high side switch is turned on. It remains turned on until a minimum on time of T_{ONmin} expires and the output voltage trips the threshold of the error comparator or the inductor current reaches the high side switch current limit. Once the high side switch turns off, the low side switch rectifier is turned on and the inductor current ramps down until the high side switch turns on again or the inductor current reaches zero.

PWM/PFM MODE

In forced PWM Mode the device avoids pulse skipping and allows easy filtering of the switch noise by external filter components. PWM mode is forced by setting bit DCDCx_MODE = 1.

LOW QUIESCENT CURRENT MODE

Each step-down converter may be individually controlled to enter a low quiescent current mode. This mode is entered when the ECO bit is 1. In ECO mode, the quiescent current is reduced and the output voltage is supervised by a comparator while most part of the control is disabled to save power. ECO mode should only be enabled when a converter has less than 2 mA of load current. In addition, the ECO mode should be disabled prior to a load transient step to allow the converter to respond in a timely manner to the excess current draw. Setting the step-down converter into PWM mode by DCDCx_MODE = 1 disables ECO mode independently from the setting of bit ECO.

OUTPUT VOLTAGE MONITORING

Internal power good comparators monitors the switching regulator outputs and detect when the output voltage is below 90% of the programmed value. This information is used by the power management core to generate interrupts depending on specific I²C register settings. See the Interrupt Controller section for additional details. An individual power good comparator of the switching regulator will be blanked when the regulator is disabled or when the voltage of the regulator is transitioning from one set point to another.

OUTPUT DISCHARGE

Each switching regulator is equipped with an output discharge enable bit. When the bit is set to 1, the output of the regulator will be discharged to ground with the equivalent of a $400-\Omega$ resistor. If the enable bit of the regulator is set, the discharge bit is ignored.

THERMAL SHUTDOWN

There is a global thermal shutdown protection for all step-down converters and LDOs. The thermal sensor will generate an early warning depending on the setting of register THRM_REG. If the temperature rises above the thermal shutdown threshold, the complete device is powered down to OFF state.

Step-Down Converter ENABLE

The step-down converter enable/disable is part of the flexible power-up and power-down state machine. Each converter can be programmed such that it is powered up automatically in one of the 15 time slots after a power-on condition occurs or is controlled by a dedicated pin. Pins EN_1, EN_2, EN_3 and EN_4 as well as pins CLK_REQ1, CLK_REQ2 and PWR_REQ (SLEEP) can be mapped to any resource (LDOs, DC-DC converter, 32 kHz clock output or GPIO) to enable or disable it.

Step-Down converter SOFT START

The step-down converters in TPS65912x have an internal soft-start circuit that controls the ramp up of the output voltage. The output voltage ramps up from 5% to 95% of its nominal value within a time defined in Section 5. This limits the inrush current in the converter during start up and prevents possible input voltage drops when a battery or high impedance power source is used. The soft-start circuit is enabled after the start-up time t_{Start} has expired. For DCDC4, there is an option to set two different values for the start up and ramp time. For applications that require a fast response, set DCDC4_CTRL:RAMP_TIME = 1.

During soft start, the output voltage ramp up is controlled as shown in Figure 6-1.




Figure 6-1. Soft Start

The step-down converter enable/disable is part of the flexible power-up and power-down state machine. Each converter can be programmed such that it is powered up automatically in one of the 15 time slots after a power-on condition occurs or is controlled by a dedicated pin. Pins EN_1, EN_2, EN_3 and EN_4 as well as pins CLK_REQ1, CLK_REQ2 and PWR_REQ (SLEEP) can be mapped to any resource (LDOs, DC-DC converter, 32 kHz clock output or GPIO) to enable or disable it.

6.3 GPIOs

There are 5 GPIOs in TPS65912x. GPIO1 and GPIO2 are shared with the SPI interface, so they are not available if SPI is used. GPIO3, GPIO4 and GPIO5 are for general purpose use and are shared with the LED driver. GPIO1 and GPIO2 input and output stages are similar to GPIO3 however, they do not contain the LED current sink. If the output stage is programmed to push-pull, it pulls to the high-voltage set by VDDIO. With VDDIO being below the VDDIO undervoltage lockout, the high-side driver is disabled and the output is set to open drain.




Figure 6-2. GPIO Block for GPIO3, GPIO4, and GPIO5



6.4 Power State Machine

The Embedded Power Controller (EPC) manages the state of the device and controls the power up sequence.

The EPC will support the following states:

The transitions for the state machine are shown figure below

- **NO SUPPLY:** The main battery supply voltage is not high enough to power the LDOAO (LDO always ON) regulator. A global reset is asserted in this case. Everything on the device is off.
- CONFIG: This state is entered either from NO SUPPLY state automatically or from ACTIVE or SLEEP
 when TPS65912x is configured accordingly by Bit LOAD-OTP in [DEVCTRL:Bit6]. When CONFIG is
 entered, all registers are set to their default value; nRESPWRON is asserted
- **OFF:** LDOAO is on and internal logic is active. All power supplies are in off-state. Device can detect and execute power-up sequence. nRESPWRON is asserted
- ACTIVE: Device POWER ON enable conditions are met and regulated power supplies are ON or can be enabled with full current capability. Reset is released; interfaces are active
- SLEEP: Device SLEEP enable conditions are met and selected regulated power supplies are in low-power/OFF mode.

6.5 Transition Conditions

- Device POWER ON enable conditions:
 - nPWRON signal low level
 - Or PWRHOLD signal high level
 - Or Pwr_hold_reg control bit set to 1 (default inactive)
 - Or interrupt flag active (default INT1 low) will generate a POWER ON enable condition during a
 fixed delay (During this delay it is expected processor to main acknowledge power by writing in
 Pwr_Hold reg or setting Power Hold pin to 1). Interrupt sources Generate wake up only if they are
 not Mask (OTP/Register dependant)
- Device POWER ON disable conditions:
 - nPWRON signal low level during more than the Long Press delay: PWON_LP_DELAY (can be disable though register programming). The interrupt corresponding to this condition is the PWRON_LP_IT in INT_STS_REG register.
 - Or Die temperature has reached the thermal shutdown threshold (THERM_TS=1)
 - Or DEV OFF RST control bit set to 1
- Device SLEEP enable condition:
 - SLEEP signal low level (Default, or high level depending of the programmed polarity)
 - AND DEV_SLP control bit set to 1
 - AND interrupt flag inactive (default INT1 high): no none masked interrupt pending
- Device has three different reset scenarios:
 - Full reset: all digital of device is reset
 - Caused by POR (Power On Reset) when VCCS < UVLO
 - General reset:
 - Caused by turn-off event with LOAD-OTP=1
 - Turn-off event by PWON_LP_OFF_RST bit set to 1
 - Optionally for TPS65912x1 by pin PWRON pulled low for longer than 100 ms






Figure 6-3. Embedded Power Control State Machine






Figure 6-4. STARTUP Flow for CONFIG2=1

Figure 6-4 is valid for CONFIG2=1. With CONFIG2=1, pins EN1, EN2, EN3 and EN4 are used as enable pins to enable one or several resources. Registers EN1_SET1 and EN1_SET2 define which converters or LDOs are controlled by pin EN1. Pins EN2, EN3, and EN4 are handled similarly.




Figure 6-5. STARTUP Flow for CONFIG2=0

Figure 6-5 is valid for CONFIG2=0. With CONFIG2=0, pins EN1, EN2, EN3 and EN4 are re-mapped to be DCDCx_SEL pins, defining which register is used to set the output voltage on a specific DC-DC converter. For example, DCDC1_SEL=0 sets the output voltage of DCDC1 to what is defined by register DCDC1_OP while DCDC1_SEL=1 sets the voltage defined by DCDC1_AVS. The DCDC2 voltage is defined by DCDC2_SEL and so forth.

LDO1 to LDO4 can be mapped to DCDCx_SEL pins. Register DEF_VOLT_MAPPING defines what LDO is controlled by what DCDCx_SEL pin.



In addition to this, CONFIG2=0 also re-maps pins SCL_AVS, SDA_AVS and SLEEP to be CLK_REQ1, CLK_REQ2 and PWR_REQ pins. The functionality is actually similar to the ENx pins.

Register EN1_SET1 and EN1_SET2 define what resource is controlled by PWR_REQ, EN2_SETx define the resource controlled by CLK REQ1 and EN3 SETx defines the resources for CLK REQ2.




Figure 6-6. SLEEP Flow






Figure 6-7. SHUTDOWN Flow for CONFIG2=1






Figure 6-8. SHUTDOWN Flow for CONFIG2=0



6.6 Implementation of Internal Power-Up and Power-Down Sequencing

TPS65912x allows to internally enable resources during power up (going to ON state) and power down (going to OFF state) and for entering and exit of SLEEP mode. The internal power sequencing is defined in OTP memory programmed at TI. The sequencing allows to enable resources in 15 time slots during power-up and power-down. A resource can be associated to any of these 15 time slots that will be processed in the opposite direction during power down. There are 4 settings programmable for the delay, effective for all 15 time slots:

TSLOT_LENGTH[1,0] = 00: 30 μs
 TSLOT_LENGTH[1,0] = 01: 200 μs
 TSLOT_LENGTH[1,0] = 10: 500 μs
 TSLOT_LENGTH[1,0] = 11: 2 ms

Resources may include:

- Step-down converters
- LDOs
- 32-kHz clock outputs
- nRESPWRON output

Resources that are not part of the automatic sequencing may be configured such that they are enabled by external pins or by their enable Bit in the register set. Resources that are enabled automatically should not be assigned to an external enable pin. A "break point" can be defined that stops power-up sequencing and continues upon the status of the voltage monitor. This allows to hold power-up until the voltage of the voltage monitors exceeds a certain limit.

As shown in Figure 6-9, resources can be mapped to any of the time slots with none, one or multiple resources for any time slot.

NOTE

Figure 6-9 is an example of the programmability of the sequencing and does not match the settings for TPS659120 or TPS659121 as these are shown in the sequencing diagrams already.

For SLEEP entry and SLEEP exit, only three time slots are used with a 120-µs delay between time slots.






Figure 6-9. Internal Power-Up Example

6.7 EN1, EN2, EN3, EN4, Resources Control

ENx control signal can turn ON/OFF Resources based on register setting. It is possible to assigned several resources to one ENx control signal. It is possible to assigned resource to several ENx. (active control will be dominant). ENx configuration is done by OTP; however, it is possible to change this setting after power up inside ENx_SETx registers. ENx is effective only in Active or SLEEP mode. See for further details at Section 6.9 on how the pin status on ENx is interpreted.




Figure 6-10. ENx Architecture

6.8 SLEEP State Control

The sleep control input on pin SLEEP is used to move the IC into Sleep state where resource behavior (DC-DC, LDOs, 32-kHz clock output, and thermal monitor) are defined in registers called SET_OFF, KEEP ON and DEF VOLT.

6.9 Registers SET_OFF, KEEP_ON and DEF_VOLT Used in SLEEP State; CONFIG2 = 1

Registers SET_OFF; KEEP_ON and DEF_VOLT are used to define the behavior of a resource in SLEEP state. SLEEP state is entered based on the signal at pin SLEEP if enabled by bit DEVCTRL2:SLEEP_ENABLE. The polarity of an active sleep signal can be changed using bit DEVCTRL2:SLEEP_POL.

DCDC1 to DCDC4 and LDO1 to LDO4 allow to change the output voltage depending on ACTIVE state vs SLEEP state. See the following for programming of SET_OFF, KEEP_ON and DEF_VOLT:

- Keep resource enabled in SLEEP state: SET_OFF=x , KEEP_ON=1
- Turn resource off in SLEEP state: SET_OFF=1, KEEP_ON=0
- Set resource to ECO mode in SLEEP state: SET_OFF=0, KEEP_ON=0
- Change the output voltage of a resource when in SLEEP state:
 - DEF_VOLT=0: voltage defined by _OP register
 - DEF VOLT=1: voltage defined by AVS register



6.10 Registers SET_OFF, KEEP_ON and DEF_VOLT Used for Resources Assigned to an External Enable Pin; CONFIG2 = 1

As described in Section 6.6, a resource can be assigned to an enable pin. In this case SLEEP state has no effect on such a resource but its behavior is defined by the state of the enable pin. Registers SET_OFF, KEEP_ON and DEF_VOLT are re-mapped and used to define how a resource is acting when the enable pin is set low or is set high. The definition for an high signal on ENx is similar to an ACTIVE state while a low signal on ENx equals the behavior in SLEEP state. See the following for a detailed description:

- Enable resource when ENx pin is set high: SET_OFF=x , KEEP_ON=x
- Disable resource when ENx pin is set low: SET_OFF=1 , KEEP_ON=0
- Set resource to ECO when ENx pin is set low: SET_OFF=0, KEEP_ON=0
- · Change the output voltage of a resource when pin ENx is set low:
 - DEF_VOLT=0: voltage defined by _OP register
 - DEF_VOLT=1: voltage defined by _AVS register

6.11 Registers SET_OFF, KEEP_ON and DEF_VOLT for Resources Assigned to Pins PWR_REQ, CLK_REQ1 and CLK_REQ2; CONFIG2 = 0

With the CONFIG2 pin tied to GND, pins ENx are used as voltage select pins DCDCx_SEL for the DC-DC converters and for LDOs assigned to these pins by register DEF_VOLT_MAPPING. There pins are only used to switch the output voltage between two values as defined in registers _OP and _AVS.

- DCDCx_SEL=0: _OP registers are used to define the output voltage
- DCDCx_SEL=1: _AVS registers are used to define the output voltage

The basic function of enabling or disabling resources is re-mapped to pins PWR_REQ, CLK_REQ1 and CLK_REQ2. The pin function is managed by registers ENx_SETx in the following list. Register EN4_SETx is not used and should be set 0x00.

PWR REQ: EN1 SETx

CLK_REQ1: EN2_SETx

CLK REQ2: EN3 SETx

6.12 Voltage Scaling Interface Control Using OP and AVS Registers with I²C or SPI Interface

A dedicated I²C_AVS interface is available for voltage scaling functionality. It works in three different modes.

- I²C voltage scaling interface where voltage target can be setup in DCDCx_OP registers.
- AVSx pin called DCDCx_SEL can be used as roof or floor configuration where the DC-DC voltage switches between the value defined in the DCDCx_OP register and the DCDCx_AVS register.

The slew rate of VDDX voltage supply reaching a new programmed value is programmable though the VDDx_REG register.

Both I²C interfaces are compliant with HS-I²C specification (100 kbits/s, 400 kbits/s, or 3.4 Mbits/s)

CONFIG1=0: OTP option A is selected

CONFIG1=1: OTP option B is selected




Figure 6-11. DC-DC Voltage Scaling Architecture

6.13 Voltage Scaling Using the VCON Decoder on Pins VCON_PWM and VCON_CLK

Output voltage control for DCDC1 defaults to internal registers DCDC1_OP and DCDC1_AVS or DCDC_SEL pins for CONFIG2=0. With DCDC1_CTRL:VCON_ENABLE = 1, voltage scaling is set to VCON.

When enabled, VCON decodes the VCON_PWM from VCON_CLK. It validates the generated output voltage does not exceed 1.1 V when 25-mV step size is selected. For PWM ratios 0/32 to 7/32, the output voltage will clip to 1.1 V. Four ranges can be selected by setting the VCON_RANGE[1:0] bits in register DCDC1_CTRL. The range bits towards the converters will be adjusted according to the VCON_RANGE bits.

The VCON_CLK and VCON_PWM signal need to be active and one complete frame received by TPS65912x before it is enabled with DCDC1_CTRL:VCON_ENABLE. Once DCDC1_CTRL:VCON_ENABLE is set to 0, the voltage setting is reverted back to register DCDC1_AVS or DCDC1_OP depending on the DCDC1_SEL pin. The range bits are fed through as set in the DCDC1_LIMIT register. For VCON mode, no DVS, MAX voltage comparison nor RANGE information is checked within the VCON DECODER block (but in the digital core as described in the data sheet).

For TPS659121(A) only: VCON is automatically disabled by internally clearing DCDC1_CTRL:VCON_ENABLE once the PWR_REQ pin goes LOW. It not automatically turn on but will have to be enabled in software again after PWR REQ was set HIGH.

The function calculates the desired converter voltage based on the in incoming PWM information. The max CLK frequency is 30 MHz. The period of the PWM signal is 1/32 of VCON_CLK. The decoding follows Equation 1.

$$VOUT[mV] = V_RANGE[mV] - D[int] \times (25 \text{ mV or } 12.5 \text{ mV})$$
(1)

where:

VOUT is the resulting converter voltage in mV (6-bit bus)

V_RANGE is the selected voltage RANGE from VCON_RANGE[1:0] bits

D is the time VCON PWM is high within 32 clock cycles of VCON CLK






Figure 6-12. VCON Voltage Scaling Architecture



6.14 Configuration Pins CONFIG1, CONFIG2 and DEF_SPI_I2C-GPIO

TPS65912x contains two banks of OTP memory that define the default settings programmed. CONFIG1 selects between these two banks of memory. The logic level at pin CONFIG1 in state CONFIG determines which of the OTP banks is used and its content is copied to the user registers to set all OTP configurable options like default voltages and power-up timing.

CONFIG2 is used to remap functions to pins. For CONFIG2=1, pins EN1 to EN4 as well as SCL_AVS, SDA_AVS and SLEEP are active. With CONFIG2=0, these pins are used as DCDCx_SEL and CLK_REQ1, CLK_REQ2 and PWR_REQ pins.

CONFIG2=1; Default Pin Usage	Default Function	CONFIG2=0; Alternate Pin Usage	Alternate Function	
EN1	enable pin for a set of DC-DC converters and LDOs defined by register EN1_SET1 and EN1_SET2 for resources that are mapped to a pin, SET_OFFx, KEEP_ONx and DEF_VOLT define behavior for the case when EN1=0	DCDC1_SEL	DCDC1_SEL=1: output voltage is defined by DCDC1_AVS register DCDC1_SEL=0: output voltage is defined by DCDC1_OP register	
EN2	enable pin for a set of DC-DC converters and LDOs defined by register EN2_SET1 and EN2_SET2 for resources that are mapped to a pin, SET_OFFx, KEEP_ONx and DEF_VOLT define behavior for the case when EN2=0	DCDC2_SEL	DCDC2_SEL=1: output voltage is defined by DCDC2_AVS register DCDC2_SEL=0: output voltage is defined by DCDC2_OP register	
EN3	enable pin for a set of DC-DC converters and LDOs defined by register EN3_SET1 and EN3_SET2 for resources that are mapped to a pin, SET_OFFx, KEEP_ONx and DEF_VOLT define behavior for the case when EN3=0	DCDC3_SEL	DCDC3_SEL=1: output voltage is defined by DCDC3_AVS register DCDC3_SEL=0: output voltage is defined by DCDC3_OP register	
EN4	enable pin for a set of DC-DC converters and LDOs defined by register EN4_SET1 and EN4_SET2 for resources that are mapped to a pin, SET_OFFx, KEEP_ONx and DEF_VOLT define behavior for the case when EN4=0	DCDC4_SEL	DCDC4_SEL=1: output voltage is defined by DCDC4_AVS register DCDC4_SEL=0: output voltage is defined by DCDC4_OP register	
SLEEP	SLEEP pin inactive (polarity is defined with Bit SLEEP_POL): TPS65912x is not in SLEEP state SLEEP pin active: TPS65912x is in SLEEP state; registers SET_OFFx, KEEP_ONx and DEF_VOLT define behavior with SLEEP active	PWR_REQ	enable pin for a set of DC-DC converters and LDOs defined by register EN1_SET1 and EN1_SET2	
SCL_AVS	clock input of the voltage scaling (AVS) I ² C interface	CLK_REQ1	enable pin for a set of DC-DC converters and LDOs defined by register EN2_SET1 and EN2_SET2	
SDA_AVS	data input/output of the voltage scaling (AVS) I ² C interface	CLK_REQ2	enable pin for a set of DC-DC converters and LDOs defined by register EN3_SET1 and EN3_SET2	

DEF_SPI_I2C-GPIO defines whether the SPI interface or the I²C interface is used as the standard communication interface. DEF_SPI_I2C-GPIO =0 defines SPI as the standard interface associated to pins SCL_SCK, SDA_MOSI, GPIO1_MISO and GPIO2_CE. CONFIG1, CONFIG2 and DEF_SPI_I2C-GPIO should be tied to GND for a low level and to LDOAO for a logic high level.

Pins CONFIG1, CONFIG2 and DEF_SPI_I2C-GPIO should not be switched in operation but hardwired to a logic low level (GND) or a logic high level by connecting them to the LDOAO voltage.



6.15 VDDIO Voltage for Push-Pull Output Stages

There is a number of outputs that can either be configured as a push-pull output or are push-pull outputs only. Any pin with a push-pull output stage will generate its output high level by the voltage applied to pin VDDIO. The input voltage range on VDDIO is 1.6 V to 3.3 V with an undervoltage lockout below 1.6 V. With a VDDIO voltage below the undervoltage lockout threshold, the high side driver of the push-pull output stages are disabled and the output default back to open drain. Pins affected are listed below:

- nRESPWRON push-pull or open drain defined by DEVCTRL:Bit3
- INT1 push-pull or open drain defined by DEVCTRL2:Bit6
- VSUP_OUT same pin with nRESPWRON, definition by DEVCTRL:Bit3
- · GPIO1, GPIO2: push-pull only
- GPIO3, GPIO4, GPIO5: push-pull or open drain managed by GPIOx registers
- 32-kHz CLKOUT: alternative function to OMAP_WDI (input); switched to output by CONFIG2=0, switched to input with CONFIG2=1; push-pull only if output with CONFIG2=0: CPCAP_WDI is set to 0 with CONFIG2=1: CPCAP_WDI is the output of the AND gate

6.16 Digital Signal Summary

SLEEP:

- When all SLEEP condition are met (no pending interrupt, Sleep Ball low, Sleep register set to 1), The IC is transitioning to SLEEP which impact LDO/DC-DC behavior based on settings defined in registers SET_OFF, KEEP_ON and DEF_VOLT. An interrupt or a SLEEP pin level change will cause a transition back to ACTIVE state. This input signal is level sensitive and no debouncing is applied. SLEEP is configurable and is disabled by default, so at power up its status will be ignored. In a user register it can be enabled and its active level changed between active HIGH or active LOW using bits SLEEP_POL and SLEEP_ENABLE in register DEVCTRL2.

PWRHOLD:

 PWRHOLD pin can be used as ON/OFF signal input (when nPWRON and Interrupt not used). It can also be used as acknowledge (Maintain Power) of power-up sequence trigger by interrupt or press of nPWRON. This input signal is level sensitive and no debouncing is applied. Rising and/or falling edge of PWRHOLD is highlighted through an associated interrupt if interrupt is unmasked.

NRESPWRON/VSUP OUT:

- NRESPWRON signal is used as the reset to the processor and is in VDDIO domain. It is held low until the ACTIVE state is reached. See Section 6.17, Section 6.18 to get detailed timing.
- VSUP_OUT is the output of the voltage monitor that can alternatively be used as a reset to a
 processor or included in the power-up sequencing such that it hold power up until its output is HIGH
 or the device power down when LOW.

32KCLKOUT:

 This signal is the output of the 32K RC oscillator, which can be enabled or not during the power-on sequence. It can be enabled and disabled by register bit, during ACTIVE state of the device.

nPWRON:

The nPWRON input is connected to an external button. A debounced falling edge on this signal causes a OFF to ACTIVE state transition of the device. If the device is in ACTIVE/SLEEP mode then a low level on this signal generates an interrupt. If the nPWRON signal is low for more than the PWON_TO_OFF_DELAY delay and the corresponding interrupt is not acknowledged by the external processor in TBDs then the device will go to OFF state.



INT1:

- INT1 signal (active low) warns the host processor of any event that occurred on the TPS65912x device. The host processor can then poll the interrupt from the interrupt status register via I²C to identify the interrupt source. A low level indicates an active interrupt, highlighted in the INT_STSx registers. Interrupt flag active will generate a POWER ON enable condition pulse of length TDOINT1 only when the device is in OFF state (when NRESPWRON signal is low). The POWER ON enable condition pulse will occur only if the interrupt status bit is initially low (no previous interrupt pending in the status register). Interrupt status register must be cleared first to allow device POWER OFF during the TDOINT1 pulse duration. Any of the interrupt sources can be masked programming INT_MSKx registers. The default setting is masking all interrupts. When an interrupt is masked, its corresponding interrupt status bit is still updated, but the INT1 flag is not activated. Interrupt source masking can be used to mask a device switch-on event. The INT output can be programmed as push-pull or open drain output stage with either active LOW or active HIGH output defined by two OTP settings.

GPIO1, GPIO2, GPIO3, GPIO4, GPIO5:

 GPIO functionality are muxed with LED and SPI interface. It can be used for event detection or control of external resources during power up.

VCCS VIN MON:

 This is the input for the internal undervoltage lockout monitor. The block provides a selectable low battery warning as well as a undervoltage shutdown.

VCON CLK; VCON PWM:

 Clock and data input for voltage scaling of DCDC1. The feature is enabled by TBD Bit. When enabled, voltage scaling through DCDC1 OP and DCDC1 AVS registers is blocked.

CLK, MOSI, MISO,CE:

 Clock chip enable and master in slave out (MISO) and master out slave in MOSI pins for the SPI interface. The pins are shared with the standard I²C interface SCL and SDA and GPIO1 and GPIO2

DEF SPI I2C-GPIO:

Defines whether multifunction pins are used for the SPI interface or for the I²C interface and GPIOs. For DEF_SPI_I2C-GPIO = 0, the function is assigned to the SPI interface on pins CLK, MOSI, MISO, CE. For DEF_SPI_I2C-GPIO = 1, the function is assigned to the I²C interface and GPIOs on pins SCL, SDA, GPIO1 and GPIO2.

SCL AVS, SDA AVS:

Power I²C interface, typically used for DVS on the step-down converters. There is a Bit on each step-down converter to switch the voltage scaling registers from the standard I²C interface or SPI interface to the power-I²C interface. When switched to power-I²C, the register is blocked for access through the standard interface.

6.17 TPS659121 On/Off Operation With E450, E500

6.17.1 TPS659121 Power Up From Battery or 5-V USB Supply; CONFIG1=LOW

PWRHOLD is tied to the supply voltage so TPS65912x starts its power-up sequencing once the input voltage is above the UVLO threshold. After DCDC2, DCDC3 and LDO10 are powered, further power up is pending the status of the voltage monitor based on the VIN_MON voltage. Once the voltage is above the threshold, VSUP_OUT goes high and power-up sequencing continues. DCDC1 and LDO1 are controlled by the status of their enable pin PWR_REQ. CLK_REQ1 and CLK_REQ2 are logically OR´d to enable LDO4 and LDO5.




Figure 6-13. TPS659121 Battery or 5 V-USB Power-Up With CONFIG1=LOW

6.17.2 TPS659121 Power Up From 3.3-V Host Supply; CONFIG1=LOW

PWRHOLD and VIN_MON are directly tied to the supply input of 3.3 V. TPS65912x will power up DCDC2 and LDO10 first and wait for VSUP_OUT going high to continue with LDO2, LDO3, LDO8, and LDO9. PWR_REQ and CLK_REQ pins are used to directly control DCDC1 and LDO1 or LDO4 and LDO5, respectively similar to the 5-V USB power up.




Figure 6-14. TPS659121 3.3-V Host Power Up With CONFIG1=LOW

6.18 TPS659122 On/Off Operation for CONFIG1=HIGH

TPS659122 with CONFIG1=HIGH addresses a chip set with a start-up sequencing as defined in the following. See the default voltage table given under *Section 4*, Figure 6-15, Figure 6-16, and Figure 6-17.



6.18.1 TPS659122 Power Up With CONFIG1=HIGH

PWRHOLD is tied to the supply voltage, so TPS659122 starts its power-up sequencing once the input voltage is above the UVLO threshold. After the DC-DC converters and LDOs have started, the nRESPWRON signal is released and TPS659122 is ready to respond to commands over its digital interfaces. Pin CLK_REQ1 is used to enable / disable LDO1 while CLK_REQ2 controls the enable function for LDO3. DCDC4 is enabled during the automatic power-up sequence along with DCDC2. After nRESPWRON is released high, enable control for DCDC4 is given to pin SLEEP, so pulling the SLEEP pin low will disable DCDC4 after the power-up cycle is completed and nRespwron has been released.




Figure 6-15. TPS659122 Power Up With CONFIG1=HIGH

6.18.2 TPS659121, TPS659122 Power-Off Sequence With CONFIG1=HIGH

Once the voltage at the input to the voltage monitor on pin VI_MON drops below the threshold, an interrupt at pin INT1 is generated by pulling INT1=LOW. After a programmable delay of VMON_DELAY[1,0] of up to 250 μ s, VSUP_OUT goes LOW which triggers the shutdown cycle after another 2-ms delay. During shutdown, all converters and LDOs are disabled at the same time.




Figure 6-16. TPS659121, TPS659122 Power Cut With CONFIG1=HIGH



6.19 TPS659122 On/Off Operation for CONFIG1=LOW

TPS659122 with CONFIG1=LOW addresses a different chipset and, therefore, has default voltage settings and start-up sequencing defined differently compared to CONFIG1=HIGH. See the default voltage table given under *Section 4* and Figure 6-17.

6.19.1 TPS659122 Power Up With CONFIG1=LOW

PWRHOLD is tied to the supply voltage, so TPS659122 starts its power-up sequencing once the input voltage is above the UVLO threshold. After the DC-DC converters and LDOs have started, the nRESPWRON signal is released and TPS659122 is ready to respond to commands over its digital interfaces.




Figure 6-17. TPS659122 Power Up With CONFIG1=LOW

6.19.2 TPS659122 Power-Off Sequence With CONFIG1=LOW

When PWRHOLD goes LOW, all resources will power down at the same time.

6.20 Interfaces

There are three interfaces in the TPS65912x device. A high-speed I²C interface that has access to all register, a SPI interface that can optionally be used to access all registers and a high-speed power I²C interface that can be used to dynamically change the output voltage of the DC-DC converters. The power I²C interface only has access to the voltage scaling registers of the DC-DC converters. If it is activated by a selection bit, the registers it is using are blocked for the general-purpose I²C or SPI interface. All interfaces are active in ACTIVE state only, in all other states, the interfaces are held in a reset and can not be used to access TPS65912x.

6.21 SPI Interface

The SPI interface uses 4 signals: A chip enable SPI_CE, the clock from the bus master SPI_CLK, an input port SPI_MOSI (Master In Slave Out), and an output port SPI_MISO (Master Out Slave In). The read/write Bit is followed by a 8-bit register address followed by 7 bits of unused bits followed by the data bits. The MISO output is set to high impedance when TPS65912x is not addressed by setting CE=LOW; thus allowing multiple slaves on the SPI bus.





Figure 6-18. SPI READ and WRITE Protocol






Figure 6-19. SPI BURST READ and BURST WRITE Protocol



6.22 I²C Interface

I²C is a 2-wire serial interface developed by NXP[®] (formerly Philips Semiconductor) (see I²C-Bus Specification and user manual). The bus consists of a data line (SDA) and a clock line (SCL) with pullup structures. When the bus is idle, both SDA and SCL lines are pulled high. All the I²C compatible devices connect to the I²C bus through open-drain I/O pins, SDA and SCL. A master device, usually a microcontroller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer. A slave device receives and/or transmits data on the bus under control of the master device.

TPS65912x works as a slave and supports the following data transfer modes, as defined in the I²C-Bus Specification: standard mode (100 kbps), fast mode (400 kbps), and high-speed mode (up to 3.4 Mbps in write mode). The interface adds flexibility to the power supply solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements. Register contents are loaded when voltage is applied to TPS65912x higher than the undervoltage lockout level (UVLO) of 2.4 V. Once the device was in ACTIVE state and is turned off, Bit LOAD-OTP [DEVCONTROL:Bit6] will force a reload of the registers when LOAD-OTP=1 (default). With LOAD-OTP=0, register content is not changed unless the supply voltage drops below the UVLO threshold. The I²C interface is running from an internal oscillator that is automatically enabled when there is an access to the interface.

The data transfer protocol for standard and fast modes is exactly the same, therefore, they are referred to as F/S-mode in this document. The protocol for high-speed mode is different from the F/S-mode, and it is referred to as HS-mode. The TPS65912x supports 7-bit addressing; 10-bit addressing and general call address are not supported.

6.22.1 PC Implementation

There are two I²C interfaces on TPS65912x. One for general purpose use referred to as general purpose or standard I²C interface and one that is exclusively used for voltage scaling on the DC-DC converters referred to as AVS- or power-I²C interface.

The TPS65912x has a 7-bit address with the LSB factory programmable.

The device address for the STANDARD-I²C interface is set to 0101101.

The device address for the AVS-I²C interface is set to 0010011.

Other default addresses are available upon request. Contact TI about different settings.

6.22.2 F/S-Mode Protocol

The master initiates data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, see Figure 6-20. All I²C-compatible devices should recognize a start condition.

The master then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit R/W on the SDA line. During all transmissions, the master ensures that data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse, see Figure 6-21. All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an *acknowledge*, see Figure 6-22, by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the master knows that the communication link with a slave has been established.

The master generates further SCL cycles to either transmit data to the slave (R/W bit = 0) or receive data from the slave (R/W bit = 1). In either case, the receiver must acknowledge the data sent by the transmitter. An acknowledge signal can either be generated by the master or by the slave, depending on which one is the receiver. 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary.

To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low to high while the SCL line is high, see Figure 6-20. This releases the bus and stops the communication link with the addressed slave. All I²C-compatible devices must recognize the stop condition. Upon the receipt of a stop condition, all devices know that the bus is released, and they wait for a start condition followed by a matching address

Attempting to read data from register addresses not listed in this section results in a readout of FFh.

6.22.3 H/S-Mode Protocol

When the bus is idle, both SDA and SCL lines are pulled high by the pullup devices.

The master generates a start condition followed by a valid serial byte containing HS master code 00001XXX. This transmission is made in F/S-mode at no more than 400 Kbps. No device is allowed to acknowledge the HS master code, but all devices must recognize it and switch their internal setting to support 3.4-Mbps operation.

The master then generates a repeated start condition (a repeated start condition has the same timing as the start condition). After this repeated start condition, the protocol is the same as F/S-mode, except that transmission speeds up to 3.4 Mbps are allowed. A stop condition ends the HS-mode and switches all the internal settings of the slave devices to support the F/S-mode. Instead of using a stop condition, repeated start conditions are used to secure the bus in HS-mode.

Attempting to read data from register addresses not listed in this section results in a readout of FFh.




Figure 6-20. START and STOP Conditions




Figure 6-21. Bit Transfer on the Serial Interface




Figure 6-22. Acknowledge on the I²C Bus




Figure 6-23. Bus Protocol




Figure 6-24. I²C Interface WRITE to TPS65912x; F/S-mode




Figure 6-25. I²C Interface READ from TPS65912x; F/S-mode

www.ti.com

6.23 Thermal Monitoring and Shutdown

Two thermal-protection modules monitor the junction temperature of the device versus two thresholds:

- Hot-Die temperature threshold
- Thermal Shutdown temperature thresholds

When the Hot-Die temperature threshold is reached, an interrupt is sent to SW to close the non-critical running tasks.

The output of both thermal protection modules is logically OR'd. When the Thermal Shutdown temperature threshold is reached the TPS65912x device is set under reset and a transition to OFF state is initiated. Then the POWER ON enable conditions of the device will not be taken into consideration until the die temperature has decreased below the Hot-Die threshold. An hysteresis is applied to the Hot-Die and shutdown threshold, when detecting a falling edge of temperature, and both detection are debounced in order to avoid any parasitic detection. The TPS65912x device allows to program four hot-die temperature thresholds in order to increase the flexibility of the system.

By default, the thermal protection is enabled in ACTIVE state, but It can be disabled through programming register THERM_REG. The thermal protection is automatically enabled during an OFF to ACTIVE state transition and will be kept enabled in OFF state after a switch-off sequence caused by a thermal shutdown event. Transition to OFF-state sequence caused by a thermal shutdown event will be highlighted in the INT_STS_REG status register. Recovery from this OFF state will be initiated (switch-on sequence) when the die temperature falls below the Hot-Die temperature threshold.

Hot-Die and thermal shutdown temperature threshold detections state can be monitored or masked reading or programming THERM_REG register. Hot-Die interrupt can be masked programming INT_MSK_REG register.

6.24 Load Switch

The load switch on TPS65912x can be used as the following:

- Bypass switch for DCDC4
- Current limited switch if TPS65912x is used in USB powered applications
- · A switch to turn on and off high current loads like SD cards






Figure 6-26. Load Switch Connected as USB Input Current Limited Switch




Figure 6-27. Load Switch Connected as BYPASS Switch for DCDC4



There is a register called LOADSWITCH associated to the load switch function allowing it to be used as a bypass switch on DCDC4 or as a current limited switch. There are 4 programmable current limits between 90 mA (typically) and 2.5 A with the default current defined by an OTP setting. The enable bits are mapped to external pins called EN_LS0 and EN_LS1. The status of the pins will be copied to the register in state CONFIG, so the usage of the load switch can be externally predefined. In ACTIVE state (or SLEEP), the functionality of the load switch is controlled by the ENABLE0 and ENABLE1 bits only to turn the load switch ON, turn it off or assign it to a comparator as a bypass switch for DCDC4. When the enable function is set to the comparator, it is auto-enabled based on the voltage differential V_{in} to V_{out} on the step-down converter, DCDC4.

In case the load switch is used as a bypass switch for DCDC4, there are two additional features. The features below are enabled with LOADSWITCH:ENBALE[1,0]=10 or 11:

- Forced PWM mode of DCDC4 is blocked if the bypass switch is closed
- The bypass switch is opened automatically when there is a overvoltage condition;
 LOADSWITCH:ENBALE[1,0] is automatically set "00" in an over-voltage event so the switch is opened

In applications where the load switch is used as an USB input current limited switch or as a load switch on the output of a DC-DC converter to LDO, the above features must be disabled. This is the case when the load switch is enabled with LOADSWITCH:ENBALE[1,0]=01.

See register LOADSWITCH in Section 6.26.2 for further details.




Figure 6-28. Load Switch Timing for LOADSWITCH:ENABLE[1,0]=10 or 11

6.25 LED Driver

GPIO3, GPIO4, and GPIO5 can alternatively be configured to drive LEDs by setting Bit GPIO_SEL = 1 in register GPIOx. This will switch the output stage to a current sink controlled by the LED control registers LEDx_CTRLx, LED_RAMP_UP_TIME, LED_RAMP_DOWN_TIME and LED_SEQ_EN. LEDs are enabled in register LED_SEQ_EN. The LED current sink is PWMd with the duty cycle defined LEDx_CTRL7:LEDx_PWM[4,0]. All 3 GPIOs should either be assigned as a LED driver or as a standard GPIO.


Detailed Description



To turn on LEDA with a constant current of 10 mA:

- Set the GPIO as a LED current sink output: GPIOA:GPIO SEL = 1
- Set the constant current to 10 mA: LEDA_CTRL1:LEDA_CURRENT[3,0]=0b0100
- Set the PWM duty cycle to 100%: LEDA_CTRL7:LEDA_PWM[4,0]=0b11111
- Enable the LEDA current sink: LED_SEQ_EN:LEDA_EN=1

In addition to just turn on and turn off an LED, the LED driver allows to set LED sequence to perform a flash sequence in hardware by enabling the flash sequencer by Bit LEDx_SEQ_EN for each of the three LEDs.



T1, T2, T3, T4 : 0, 1 ...127 x 64 ms => reg ledx_t1, ledx_t2

Tp : 0, 1 ...127 x 64 ms=> reg ledx_tp

Ramp step time: 0, 1 ... 31 x 8 ms=> reg led_ramp_up_time, led_ramp_down_time

Figure 6-29. LED Sequencer

The LED driver allows to set a dc current in the range from 2 mA to 20 mA for each LED. In addition to this, there is a LED flash sequence programmable defined by T1, T2, T3, T4, and TP. Within these time slots the LED can be turned on defined by LEDx_ON_TIME with a defined ramp-up slope set with register LED_RAMP_UP and ramp-down slope. The slopes are set to the same value for all three LEDs but other parameters are programmable independently. Figure 6-29 shows an LED flash cycle. The ramp enable bits define whether the current immediately steps to its defined value (LEDx_CURRENT[3,0]) or ramps with a certain slope.

- During a sequence if LEDx_RAMP_EN=0, current immediately goes to LEDx_I[3:0]
- During a sequence if LEDx_RAMP_EN=1, current steps up and down to LEDx_I[3:0] with a certain slope

In addition, the LED current is pulse-width modulated with a duty cycle defined in register LEDx_CTRL7.

For the LED driver to operate properly, the time for RAMP-UP + LED_ON + RAMP_DOWN must be smaller than the sequence Tn (with n = 1, 2, 3, 4, P).

6.26 Memory

6.26.1 Register Format

The TPS65912x family consists of several devices. All of them allow to select between two different default configurations stored in OTP memory. The memory bank used, is selected by either setting pin CONFIG1 to a logic LOW or a logic HIGH level. For the complete family there are four different default configurations possible that are given in the register set. Registers that allow different default settings based on the family member and CONFIG1 setting contain separate lines showing their default. Some registers are not configurable in their default settings. For these registers, only one line is shown. The enable bits of resources that are powered up in the automatic power-up sequence are set during this automatic sequence. The status after power up is therefore different from their reset state defined in OTP.

The format in the registers is as given in Table 6-1.

Table 6-1. REGISTER NAME⁽¹⁾; Register Address

7	6	5	4	3	2	1	0		
Bit Name	Bit Name	Bit Name	Bit Name	Bit Name	Bit Name	Bit Name	Bit Name		
Default settings for TPS659121 for CONFIG1=LOW									
	Default settings for TPS659121 for CONFIG1=HIGH								
		Defau	Ilt settings for TPS65	59122 for CONFIG1=	=LOW				
		Defau	It settings for TPS65	9122 for CONFIG1=	:HIGH				
			OTP = default state	is configurable at TI					
	R = read or R/W = read/write capability for each Bit								
Bit Name	Bit Name Bit Description								

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2 Register Descriptions

6.26.2.1 DCDC Registers

Table 6-2. DCDC Register Memory Map

Offset	Register Name	Section		
00h	DCDC1_CTRL	DCDC1_CTRL (00h)		
01h	DCDC2_CTRL	DCDC2_CTRL (01h)		
02h	DCDC3_CTRL	DCDC3_CTRL (02h)		
03h	DCDC4_CTRL	DCDC4_CTRL (03h)		
04h	DCDC1_OP	DCDC1_OP (04h)		
05h	DCDC1_AVS	DCDC1_AVS (05h)		
06h	DCDC1_LIMIT	DCDC1_LIMIT (06h)		
07h	DCDC2_OP	DCDC2_OP (07h)		
08h	DCDC2_AVS	DCDC2_AVS (08h)		
09h	DCDC2_LIMIT	DCDC2_LIMIT (09h)		
0Ah	DCDC3_OP	DCDC3_OP (0Ah)		
0Bh	DCDC3_AVS	DCDC3_AVS (0Bh)		
0Ch	DCDC3_LIMIT	DCDC3_LIMIT (0Ch)		
0Dh	DCDC4_OP	DCDC4_OP (0Dh)		
0Eh	DCDC4_AVS	DCDC4_AVS (0Eh)		
0Fh	DCDC4_LIMIT	DCDC4_LIMIT (0Fh)		

Detailed Description



6.26.2.1.1 DCDC1_CTRL (00h)

Table 6-3. DCDC1_CTRL⁽¹⁾; Register Address: 00h

7	6	5	4	3	2	1	0
VCON_ENABLE	VCON_RANGE[1]	VCON_RANGE[0]	TSTEP[2]	TSTEP[1]	TSTEP[0]	DCDC1_MODE	RSVD
0	0	0	0	0	0	1	0
0	0	0	0	0	0	1	0
0	0	1	0	0	0	0	0
0	0	0	0	0	0	0	0
OTP	OTP	OTP				OTP	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R
VCON_ENABLE		1 voltage scaling is	done by the VCON	rs or DCDCx_SEL p pins VCON_PWM a tage scaling register	nd VCON_CLK; volt	age table is automat	ically forced to
VCON_RANGE[1,0	0]	01 sets output volta 10 sets output volta	age range for VCON age range for VCON	operation: 500 mV t operation: 700 mV t operation: 600 mV t operation: 500 mV t	o 1100 mV with 12.5 o 1000 mV with 12.5	5 mV steps; 32 steps 5 mV steps; 32 steps	
TSTEP[2:0]				oltage, the new value ole slew rate of the o			steps (if not
DCDC1_MODE		Enable Automatic PWM/PFM mode switching Force PWM					
RSVD		Unused bit, should	be written to 0				

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.1.2 DCDC2_CTRL (01h)

Table 6-4. DCDC2_CTRL⁽¹⁾; Register Address: 01h

7	6	5	4	3	2	1	0	
RSVD	RSVD	RSVD	TSTEP[2]	TSTEP[1]	TSTEP[0]	DCDC2_MODE	RSVD	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
						OTP		
R	R	R	R/W	R/W	R/W	R/W	R	
RSVD		Unused bit, should	be written to 0					
TSTEP[2:0]		Time step: when changing the output voltage, the new value is reached through successive voltage steps (if not bypassed). The equivalent programmable slew rate of the output voltage is shown in Table 6-7						
DCDC2_MODE		Enable Automatic PWM/PFM mode switching Force PWM						

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.1.3 DCDC3_CTRL (02h)

Table 6-5. DCDC3_CTRL⁽¹⁾; Register Address: 02h

7	6	5	4	3	2	1	0	
RSVD	RSVD	RSVD	TSTEP[2]	TSTEP[1]	TSTEP[0]	DCDC3_MODE	RSVD	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
						OTP		
R	R	R	R/W	R/W	R/W	R/W	R	
RSVD		Unused bit, should	be written to 0					
TSTEP[2:0]				oltage, the new value ble slew rate of the o		successive voltage wn in Table 6-7	steps (if not	
DCDC3_MODE		Enable Automatic PWM/PFM mode switching Force PWM						
RSVD		Unused bit, should be written to 0						

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.1.4 DCDC4_CTRL (03h)

Table 6-6. DCDC4_CTRL⁽¹⁾; Register Address: 03h

7	6	5	4	3	2	1	0
RSVD	RSVD	RSVD	TSTEP[2]	TSTEP[1]	TSTEP[0]	DCDC4_MODE	RAMP_TIME
0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1
						OTP	OTP
R	R	R	R/W	R/W	R/W	R/W	R/W
RSVD		Unused bit, should	be written to 0				
TSTEP[2:0]				oltage, the new value ble slew rate of the o		successive voltage wn in Table 6-7	steps (if not
DCDC4_MODE		Enable Automatic PWM/PFM mode switching Force PWM					
RAMP_TIME ⁽²⁾	RAMP_TIME ⁽²⁾ 0 ramp time for initial start up is 200-µs minimum 1 ramp time for initial start up is 60-µs maximum						

⁽¹⁾ Register reset on Power On Reset (POR)
(2) See the SPARE register at address 0x63 for additional options for DCDC4 in Rev 1.1 of silicon



Table 6-7. DCDCx TSTEP Settings

TSTEP[2:0]	Slew Rate (mV/µs)			
000	30			
001	12.5			
010	9.4			
011	7.5			
100	6.25			
101	4.7			
110	3.12			
111	2.5			

6.26.2.1.5 DCDC1_OP (04h)

Table 6-8. DCDC1_OP⁽¹⁾; Register Address: 04h

7	6	5	4	3	2	1	0	
RSVD	SELREG	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]	
0	0	0	1	1	1	0	0	
0	0	0	1	1	1	0	0	
0	0	1	1	0	0	0	0	
0	0	1	1	1	0	0	0	
		OTP	OTP	OTP	OTP	OTP	OTP	
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
RSVD		Unused bit, should	be written to 0					
SELREG	O V _{DCDC1} Voltage selected by DCDC1_OP register; if pin CONFIG2 is set to LOW enabling the DCDC1_SEL functionality, this Bit should be kept at 0 to allow the DCDC1_SEL pin to take control of whether DCDC1_OP or DCDC1_AVS is used to set the output voltage 1 V _{DCDC1} selected by DCDC1_AVS register							
DCDC1 Output Voltage Selection based on RANGE[1:0] in DCDC1 register selections shown in Table 6-21 through Table 6-24. The register is set to its default voltage with PWR_REQ=LOW.							ole 6-21 through	

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.1.6 DCDC1_AVS (05h)

Table 6-9. DCDC1_AVS⁽¹⁾; Register Address: 05h

7	6	5	4	3	2	1	0	
ENABLE	ECO	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]	
0	0	1	0	0	0	0	0	
0	0	1	0	0	0	0	0	
(1)	0	1	1	0	0	0	0	
(1)	0	1	1	0	0	0	0	
		OTP	OTP	OTP	OTP	OTP	OTP	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
ENABLE		0 DCDC1 Disabled 1 DCDC1 Enabled (1) DCDC1 Enabled	d during automatic p	ower-up sequence				
ECO		0 normal mode 1 ECO mode if bit I	DCDC1_MODE is se	et to 0				
RSVD		Unused bit, should	be written to 0					
SEL[5:0]		DCDC1 Output Voltage Selection based on RANGE[1:0] in DCDC1 register selections shown in Table 6-21 through Table 6-24. The register is set to its default voltage with PWR_REQ=LOW.						

⁽¹⁾ Register reset on Power On Reset (POR)



6.26.2.1.7 DCDC1_LIMIT (06h)

Table 6-10. DCDC1_LIMIT⁽¹⁾; Register Address: 06h

7	6	5	4	3	2	1	0
RANGE[1]	RANGE[0]	MAX_SEL[5]	MAX_SEL[4]	MAX_SEL[3]	MAX_SEL[2]	MAX_SEL[1]	MAX_SEL[0]
0	0	1	1	0	0	0	0
0	0	1	1	0	0	0	0
0	0	1	1	1	0	0	0
0	0	1	1	1	1	1	1
OTP	OTP	OTP	OTP	OTP	OTP	OTP	OTP
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
RANGE[1:0]		Selects the output i	range. See Table 6-2	20 for further informa	ation.		
MAX_SEL[5:0]	Defines the maximum value the output voltage in DCDC1_AVS or DCDC1_OP can be programmed to; values exceeding MAX_SEL will be replaced by the value defined in MAX_SEL. If MAX_SEL is set to any other value than 0x3F or 0x00, the RANGE bits and the MAX_SEL bits are locked; contact TI for setting of the max limit in DCDC1_LIMIT in OTP memory.						

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.1.8 DCDC2_OP (07h)

Table 6-11. DCDC2_OP⁽¹⁾; Register Address: 07h

7	6	5	4	3	2	1	0
RSVD	SELREG	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]
0	0	1	1	0	1	0	0
0	0	1	1	0	1	0	0
0	0	1	1	0	1	0	0
0	0	1	1	0	1	0	0
		OTP	OTP	OTP	OTP	OTP	OTP
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
RSVD		Unused bit, should	be written to 0				
O V _{DCDC2} Voltage selected by DCDC2_OP reg; if pin CONFIG2 is set to LOW enabling the DCDC2_SEL functional this Bit should be kept at 0 to allow the DCDC2_SEL pin to take control of whether DCDC2_OP or DCDC2_AVS is used to set the output voltage 1 V _{DCDC2} selected by DCDC2_AVS register							
SEL[5:0] DCDC2 Output Voltage Selection based on RANGE[1:0] in DCDC2 register selections shown in Table 6-21 through Table 6-24.							ole 6-21 through

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.1.9 DCDC2_AVS (08h)

Table 6-12. DCDC2_AVS⁽¹⁾; Register Address: 08h

7	6	5	4	3	2	1	0		
ENABLE	ECO	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]		
(1)	0	1	1	1	1	0	0		
(1)	0	1	1	1	1	0	0		
(1)	0	1	1	0	1	0	0		
(1)	0	1	1	0	1	0	0		
		OTP	OTP	OTP	OTP	OTP	OTP		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
ENABLE		DCDC2 Disabled DCDC2 Enabled DCDC2 Enabled DCDC2 Enabled during automatic power-up sequence							
ECO		0 normal mode 1 ECO mode if bit DCDC2_MODE is set to 0							
RSVD		Unused bit, should be written to 0							
SEL[5:0]		DCDC2 Output Voltage Selection based on RANGE[1:0] in DCDC2 register selections shown in Table 6-21 through Table 6-24.							

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.1.10 DCDC2_LIMIT (09h)

Table 6-13. DCDC2_LIMIT⁽¹⁾; Register Address: 09h

7	6	5	4	3	2	1	0		
RANGE[1]	RANGE[0]	MAX_SEL[5]	MAX_SEL[4]	MAX_SEL[3]	MAX_SEL[2]	MAX_SEL[1]	MAX_SEL[0]		
1	0	1	1	1	1	1	1		
1	0	1	1	1	1	1	1		
1	0	1	1	1	0	1	0		
1	0	1	1	1	1	1	1		
OTP	OTP	OTP	OTP	OTP	OTP	OTP	OTP		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
RANGE[1:0] Selects the output range. See Table 6-20 for further information.									
Defines the maximum value the output voltage in DCDC2_AVS or DCDC2_OP can be programmed to; values exceeding MAX_SEL will be replaced by the value defined in MAX_SEL. If MAX_SEL is set to any other value than 0x3F or 0x00, the RANGE bits and the MAX_SEL bits are locked; cont for setting of the max limit in DCDC2_LIMIT in OTP memory.									

⁽¹⁾ Register reset on Power On Reset (POR)



6.26.2.1.11 DCDC3_OP (0Ah)

Table 6-14. DCDC3_OP⁽¹⁾; Register Address: 0Ah

7	6	5	4	3	2	1	0
RSVD	SELREG	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]
0	0	1	1	0	1	1	0
0	0	1	1	0	1	1	0
0	0	1	0	0	0	0	0
0	0	1	0	0	0	0	0
		OTP	OTP	OTP	OTP	OTP	OTP
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
RSVD		Unused bit, should	be written to 0				
SELREG		0 V _{DCDC3} Voltage selected by DCDC3_OP reg; if pin CONFIG2 is set to LOW enabling the DCDC3_SEL functionality, this Bit should be kept at 0 to allow the DCDC3_SEL pin to take control of whether DCDC3_OP or DCDC3_AVS is used to set the output voltage 1 V _{DCDC3} selected by DCDC3_AVS register					
SEL[5:0]		DCDC3 Output Voltage Selection based on RANGE[1:0] in DCDC3 register selections shown in Table 6-21 through Table 6-24.					

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.1.12 DCDC3_AVS (0Bh)

Table 6-15. DCDC3_AVS⁽¹⁾; Register Address: 0Bh

7	6	5	4	3	2	1	0
ENABLE	ECO	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]
(1)	0	1	0	1	1	0	0
(1)	0	1	0	1	1	0	0
0	0	1	0	0	0	0	0
(1)	0	0	1	1	1	1	0
		OTP	OTP	OTP	OTP	OTP	OTP
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ENABLE		0 DCDC3 Disabled1 DCDC3 Enabled(1) DCDC3 Enabled	d during automatic p	ower-up sequence			
ECO		0 normal mode 1 ECO mode if bit I	DCDC3_MODE is se	et to 0			
RSVD		Unused bit, should be written to 0					
SEL[5:0]		DCDC3 Output Voltage Selection based on RANGE[1:0] in DCDC3 register selections shown in Table 6-21 through Table 6-24.					ole 6-21 through

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.1.13 DCDC3_LIMIT (0Ch)

Table 6-16. DCDC3_LIMIT⁽¹⁾; Register Address: 0Ch

7	6	5	4	3	2	1	0
RANGE[1]	RANGE[0]	MAX_SEL[5]	MAX_SEL[4]	MAX_SEL[3]	MAX_SEL[2]	MAX_SEL[1]	MAX_SEL[0]
1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1
1	0	1	0	0	1	1	0
1	1	1	1	1	1	1	1
OTP	OTP	OTP	OTP	OTP	OTP	OTP	OTP
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
RANGE[1:0]		Selects the output i	range. See Table 6-2	20 for further informa	ation.		
MAX_SEL[5:0]		Defines the maximum value the output voltage in DCDC3_AVS or DCDC3_OP can be programmed to; values exceeding MAX_SEL will be replaced by the value defined in MAX_SEL. If MAX_SEL is set to any other value than 0x3F or 0x00, the RANGE bits and the MAX_SEL bits are locked; contact TI for setting of the max limit in DCDC3_LIMIT.					

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.1.14 DCDC4_OP (0Dh)

Table 6-17. DCDC4_OP⁽¹⁾; Register Address: 0Dh

7	6	5	4	3	2	1	0
RSVD	SELREG	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	1	1	1	1	1	0
0	0	1	1	1	0	0	0
		OTP	OTP	OTP	OTP	OTP	OTP
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
RSVD		Unused bit, should	be written to 0				
SELREG		0 V _{DCDC4} Voltage selected by DCDC4_OP reg; if pin CONFIG2 is set to LOW enabling the DCDC4_SEL functionality, this Bit should be kept at 0 to allow the DCDC4_SEL pin to take control of whether DCDC4_OP or DCDC4_AVS is used to set the output voltage 1 V _{DCDC4} selected by DCDC4_AVS register					
SEL[5:0]		DCDC4 Output Voltage Selection based on RANGE[1:0] in DCDC4 register selections shown in Table 6-21 through Table 6-24.					

⁽¹⁾ Register reset on Power On Reset (POR)



6.26.2.1.15 DCDC4_AVS (0Eh)

Table 6-18. DCDC4_AVS⁽¹⁾; Register Address: 0Eh

7	6	5	4	3	2	1	0
ENABLE	ECO	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
(1)	0	1	1	1	1	1	0
(1)	0	1	1	1	0	0	0
		OTP	OTP	OTP	OTP	OTP	OTP
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ENABLE		0 DCDC4 Disabled 1 DCDC4 Enabled (1) DCDC4 Enable	d during automatic p	ower-up sequence			
ECO		0 normal mode 1 ECO mode if bit DCDC4_MODE is set to 0					
SEL[5:0]		DCDC4 Output Voltage Selection based on RANGE[1:0] in DCDC4 register selections shown in Table 6-21 through Table 6-24.					

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.1.16 DCDC4_LIMIT (0Fh)

Table 6-19. DCDC4_LIMIT⁽¹⁾; Register Address: 0Fh

7	6	5	4	3	2	1	0
RANGE[1]	RANGE[0]	MAX_SEL[5]	MAX_SEL[4]	MAX_SEL[3]	MAX_SEL[2]	MAX_SEL[1]	MAX_SEL[0]
1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1
OTP	OTP	OTP	OTP	OTP	OTP	OTP	OTP
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
RANGE[1:0]		Selects the output i	range. See Table 6-2	20 for further informa	ation.		
MAX_SEL[5:0]		Defines the maximum value the output voltage in DCDC4_AVS or DCDC4_OP can be programmed to; values exceeding MAX_SEL will be replaced by the value defined in MAX_SEL. If MAX_SEL is set to any other value than 0x3F or 0x00, the RANGE bits and the MAX_SEL bits are locked; contact TI for setting of the max limit in DCDC4_LIMIT.					

⁽¹⁾ Register reset on Power On Reset (POR)



6.26.2.1.17 V_{DCDCx} Range Settings

Table 6-20. V_{DCDCx} Range Settings

RANGE[1:0]	Output Voltage Range
00	0.5 V to 1.2875 V in 12.5 mV steps (See Table 6-21)
01	0.7 V to 1.4875 V in 12.5 mV steps (See Table 6-22)
10	0.5 V to 2.075 V in 25 mV steps (See Table 6-23)
11	0.5 V to 3.8 V in 50 mV steps (See Table 6-24)



6.26.2.1.18 DCDCx Voltage Settings

Table 6-21. DCDCx Voltage Settings (RANGE[1:0] = 2'b00)

SEL(DCDCx)[5:0]	VDCDCx (V)	SEL(DCDCx)[5:0]	VDCDCx (V)
000000	0.5000	100000	0.9000
000001	0.5125	100001	0.9125
000010	0.5250	100010	0.9250
000011	0.5375	100011	0.9375
000100	0.5500	100100	0.9500
000101	0.5625	100101	0.9625
000110	0.5750	100110	0.9750
000111	0.5875	100111	0.9875
001000	0.6000	101000	1.0000
001001	0.6125	101001	1.0125
001010	0.6250	101010	1.025
001011	0.6375	101011	1.0375
001100	0.6500	101100	1.0500
001101	0.6625	101101	1.0625
001110	0.6750	101110	1.0750
001111	0.6875	101111	1.0875
010000	0.7000	110000	1.1000
010001	0.7125	110001	1.1125
010010	0.725	110010	1.1250
010011	0.7375	110011	1.1375
010100	0.7500	110100	1.1500
010101	0.7625	110101	1.1625
010110	0.7750	110110	1.1750
010111	0.7875	110111	1.1875
011000	0.8000	111000	1.2000
011001	0.8125	111001	1.2125
011010	0.8250	111010	1.2250
011011	0.8375	111011	1.2375
011100	0.8500	111100	1.2500
011101	0.8625	111101	1.2625
011110	0.8750	111110	1.2750
011111	0.8875	111111	1.2875



Table 6-22. DCDCx Voltage Settings (RANGE[1:0] = 2'b01)

SEL(DCDCx)[5:0]	VDCDCx (V)	SEL(DCDCx)[5:0]	VDCDCx (V)
000000	0.7000	100000	1.1000
000001	0.7125	100001	1.1125
000010	0.7250	100010	1.1250
000011	0.7375	100011	1.1375
000100	0.7500	100100	1.1500
000101	0.7625	100101	1.1625
000110	0.7750	100110	1.1750
000111	0.7875	100111	1.1875
001000	0.8000	101000	1.2000
001001	0.8125	101001	1.2125
001010	0.8250	101010	1.225
001011	0.8375	101011	1.2375
001100	0.8500	101100	1.2500
001101	0.8625	101101	1.2625
001110	0.8750	101110	1.2750
001111	0.8875	101111	1.2875
010000	0.9000	110000	1.3000
010001	0.9125	110001	1.3125
010010	0.925	110010	1.3250
010011	0.9375	110011	1.3375
010100	0.9500	110100	1.3500
010101	0.9625	110101	1.3625
010110	0.9750	110110	1.3750
010111	0.9875	110111	1.3875
011000	1.0000	111000	1.4000
011001	1.0125	111001	1.4125
011010	1.0250	111010	1.4250
011011	1.0375	111011	1.4375
011100	1.0500	111100	1.4500
011101	1.0625	111101	1.4625
011110	1.0750	111110	1.4750
011111	1.0875	111111	1.4875



Table 6-23. DCDCx Voltage Settings (RANGE[1:0] = 2'b10)

SEL(DCDCx)[5:0]	VDCDCx (V)	SEL(DCDCx)[5:0]	VDCDCx (V)
000000	0.500	100000	1.300
000001	0.525	100001	1.325
000010	0.550	100010	1.350
000011	0.575	100011	1.375
000100	0.600	100100	1.400
000101	0.625	100101	1.425
000110	0.650	100110	1.450
000111	0.675	100111	1.475
001000	0.700	101000	1.500
001001	0.725	101001	1.525
001010	0.750	101010	1.550
001011	0.775	101011	1.575
001100	0.800	101100	1.600
001101	0.825	101101	1.625
001110	0.850	101110	1.650
001111	0.875	101111	1.675
010000	0.900	110000	1.700
010001	0.925	110001	1.725
010010	0.950	110010	1.750
010011	0.975	110011	1.775
010100	1.000	110100	1.800
010101	1.025	110101	1.825
010110	1.050	110110	1.850
010111	1.075	110111	1.875
011000	1.100	111000	1.900
011001	1.125	111001	1.925
011010	1.150	111010	1.950
011011	1.175	111011	1.975
011100	1.200	111100	2.000
011101	1.225	111101	2.025
011110	1.250	111110	2.050
011111	1.275	111111	2.075



Table 6-24. DCDCx Voltage Settings (RANGE[1:0] = 2'b11)

SEL(DCDCx)[5:0]	VDCDCx (V)	SEL(DCDCx)[5:0]	VDCDCx (V)
000000	0.50	100000	2.10
000001	0.55	100001	2.15
000010	0.60	100010	2.20
000011	0.65	100011	2.25
000100	0.70	100100	2.30
000101	0.75	100101	2.35
000110	0.80	100110	2.40
000111	0.85	100111	2.45
001000	0.90	101000	2.50
001001	0.95	101001	2.55
001010	1.00	101010	2.60
001011	1.05	101011	2.65
001100	1.10	101100	2.70
001101	1.15	101101	2.75
001110	1.20	101110	2.80
001111	1.25	101111	2.85
010000	1.30	110000	2.90
010001	1.35	110001	2.95
010010	1.40	110010	3.00
010011	1.45	110011	3.05
010100	1.50	110100	3.10
010101	1.55	110101	3.15
010110	1.60	110110	3.20
010111	1.65	110111	3.25
011000	1.70	111000	3.30
011001	1.75	111001	3.35
011010	1.80	111010	3.40
011011	1.85	111011	3.45
011100	1.90	111100	3.50
011101	1.95	111101	3.55
011110	2.00	111110	3.60
011111	2.05	111111	3.80



6.26.2.2 LDO Registers

Table 6-25. LDO Register Memory Map

Offset	Register Name	Section
10h	LDO1_OP	LDO1_OP (10h)
11h	LDO1_AVS	LDO1_AVS (11h)
12h	LDO1_LIMIT	LDO1_LIMIT (12h)
13h	LDO2_OP	LDO2_OP (13h)
14h	LDO2_AVS	LDO2_AVS (14h)
15h	LDO2_LIMIT	LDO2_LIMIT (15h)
16h	LDO3_OP	LDO3_OP (16h)
17h	LDO3_AVS	LDO3_AVS (17h)
18h	LDO3_LIMIT	LDO3_LIMIT (18h)
19h	LDO4_OP	LDO4_OP (19h)
1Ah	LDO4_AVS	LDO4_AVS (1Ah)
1Bh	LDO4_LIMIT	LDO4_LIMIT (1Bh)
1Ch	LDO5	LDO5 (1Ch)
1Dh	LDO6	LDO6 (1Dh)
1Eh	LDO7	LDO7 (1Eh)
1Fh	LDO8	LDO8 (1Fh)
20h	LDO9	LDO9 (20h)
21h	LDO10	LDO10 (21h)

6.26.2.2.1 LDO1_OP (10h)

Table 6-26. LDO1_OP⁽¹⁾; Register Address: 10h

7	6	5	4	3	2	1	0		
RSVD	SELREG	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]		
0	0	0	0	0	0	1	0		
0	0	0	0	0	0	1	0		
0	0	0	0	1	1	0	0		
0	0	1	0	0	1	0	0		
		OTP	OTP	OTP	OTP	OTP	OTP		
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
RSVD		Unused Bit; should	be written to 0						
SELREG		DO1 Voltage selected by LDO1_OP register LDO1 Voltage selected by LDO1_AVS register							
SEL[5:0]		Supply Voltage - setting shown in Table 6-43							

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.2.2 LDO1_AVS (11h)

Table 6-27. LDO1_AVS⁽¹⁾; Register Address: 11h

7	6	5	4	3	2	1	0		
ENABLE	ECO	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]		
0	0	0	0	0	1	0	0		
0	0	0	0	0	1	0	0		
(1)	0	0	0	1	1	0	0		
0	0	1	1	1	1	0	0		
OTP		OTP	OTP	OTP	OTP	OTP	OTP		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
ENABLE		UDO1 Disabled LDO1 Enabled UDO1 Enabled UDO1 Enabled UDO1 Enabled during automatic power-up sequence							
ECO		LDO1 is in normal mode; Bit is ignored when SLEEP is active LDO1 is in power save mode; Bit is ignored when SLEEP is active							
SEL[5:0]		Supply Voltage - setting shown in Table 6-43							

⁽¹⁾ Register reset on Power On Reset (POR)



6.26.2.2.3 LDO1_LIMIT (12h)

LDO1_LIMIT⁽¹⁾; Register Address: 12h

7	6	5	4	3	2	1	0
RSVD	RSVD	MAX_SEL[5]	MAX_SEL[4]	MAX_SEL[3]	MAX_SEL[2]	MAX_SEL[1]	MAX_SEL[0]
0	0	0	0	0	1	0	1
0	0	0	0	0	1	0	1
0	0	0	1	0	0	0	0
0	0	1	1	1	1	1	1
		OTP	OTP	OTP	OTP	OTP	OTP
R	R	R/W	R/W	R/W	R/W	R/W	R/W
RSVD	1	Unused Bit; should be	written to 0		1		
Defines the maximum value the output voltage can be programmed to for LDO1_OP and LDO1_AVS. Values exceeding ignored. Supply Voltage - setting shown in Table 6-43. If MAX_SEL is set to any other value than 0x00 or 0x3F, the register is set to read only; contact Ti for a default setting needed.							•

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.2.4 LDO2_OP (13h)

Table 6-28. LDO2_OP⁽¹⁾; Register Address: 13h

7	6	5	4	3	2	1	0		
RSVD	SELREG	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]		
0	0	0	0	0	0	1	0		
0	0	0	0	0	0	1	0		
0	0	1	0	0	1	0	0		
0	0	1	1	1	1	0	0		
		OTP	OTP	OTP	OTP	OTP	OTP		
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
RSVD		Unused Bit; should	be written to 0						
SELREG		LDO2 Voltage selected by LDO2_OP register LDO2 Voltage selected by LDO2_AVS register							
SEL[5:0]		Supply Voltage - setting shown in Table 6-43							

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.2.5 LDO2_AVS (14h)

Table 6-29. LDO2_AVS⁽¹⁾; Register Address: 14h

7	6	5	4	3	2	1	0		
ENABLE	ECO	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]		
(1)	0	0	0	0	1	0	0		
(1)	0	0	0	0	1	0	0		
(1)	0	1	0	0	1	0	0		
(1)	0	1	0	0	1	0	0		
OTP		OTP	OTP	OTP	OTP	OTP	OTP		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
ENABLE		D LDO2 Disabled LDO2 Enabled LDO2 Enabled DO2 Enabled during automatic power-up sequence							
ECO		LDO2 is in normal mode LDO2 is in power save mode							
SEL[5:0]		Supply Voltage - setting shown in Table 6-43							

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.2.6 LDO2_LIMIT (15h)

Table 6-30. LDO2_LIMIT⁽¹⁾; Register Address: 15h

7	6	5	4	3	2	1	0	
RSVD	RSVD	MAX_SEL[5]	MAX_SEL[4]	MAX_SEL[3]	MAX_SEL[2]	MAX_SEL[1]	MAX_SEL[0]	
0	0	0	0	0	1	0	1	
0	0	0	0	0	1	0	1	
0	0	1	0	0	1	1	1	
0	0	1	1	1	1	1	1	
		OTP	OTP	OTP	OTP	OTP	OTP	
R	R	R/W	R/W	R/W	R/W	R/W	R/W	
RSVD		Unused Bit; should	be written to 0					
MAX_SEL[5:0]		Defines the maximum value the output voltage can be programmed to for LDO2_OP and LDO2_AVS. Values exceeding this limit are ignored. Supply Voltage - setting shown in Table 6-43. If MAX_SEL is set to any other value than 0x00 or 0x3F, the register is set to read only; contact Ti for a default setting OTP memory if needed.						

⁽¹⁾ Register reset on Power On Reset (POR)



6.26.2.2.7 LDO3_OP (16h)

Table 6-31. LDO3_OP⁽¹⁾; Register Address: 16h

7	6	5	4	3	2	1	0		
RSVD	SELREG	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]		
0	0	1	1	1	0	0	1		
0	0	1	1	1	0	0	1		
0	0	1	0	0	1	0	0		
0	0	1	1	1	1	0	0		
		OTP	OTP	OTP	OTP	OTP	OTP		
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
RSVD		Unused Bit; should	be written to 0						
SELREG		LDO2 Voltage selected by LDO2_OP register LDO2 Voltage selected by LDO2_AVS register							
SEL[5:0]		Supply Voltage - setting shown in Table 6-43							

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.2.8 LDO3_AVS (17h)

Table 6-32. LDO3_AVS⁽¹⁾; Register Address: 17h

7	6	5	4	3	2	1	0		
ENABLE	ECO	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]		
(1)	0	0	1	0	0	0	0		
(1)	0	0	1	0	0	0	0		
0	0	1	0	0	1	0	0		
0	0	1	1	1	1	0	0		
OTP		OTP	OTP	OTP	OTP	OTP	OTP		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
ENABLE		0 LDO3 Disabled 1 LDO3 Enabled (1) LDO3 Enabled during automatic power-up sequence							
ECO		LDO3 is in normal mode LDO3 is in power save mode							
SEL[5:0]		Supply Voltage - setting shown in Table 6-43							

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.2.9 LDO3_LIMIT (18h)

Table 6-33. LDO3_LIMIT⁽¹⁾; Register Address: 18h

7	6	5	4	3	2	1	0	
RSVD	RSVD	MAX_SEL[5]	MAX_SEL[4]	MAX_SEL[3]	MAX_SEL[2]	MAX_SEL[1]	MAX_SEL[0]	
0	0	1	1	1	1	0	0	
0	0	1	1	1	1	0	0	
0	0	1	0	0	1	1	1	
0	0	1	1	1	1	1	1	
		OTP	OTP	OTP	OTP	OTP	OTP	
R	R	R/W	R/W	R/W	R/W	R/W	R/W	
RSVD		Unused Bit; should	be written to 0					
MAX_SEL[5:0]		defines the maximum value the output voltage can be programmed to for LDO3. Values exceeding this limit are ignored. Supply Voltage - setting shown in Table 6-43 If MAX_SEL is set to any other value than 0x00 or 0x3F, the register is set to read only; contact Ti for a default setting in OTP memory if needed.						

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.2.10 LDO4_OP (19h)

Table 6-34. LDO4_OP⁽¹⁾; Register Address: 19h

7	6	5	4	3	2	1	0	
RSVD	SELREG	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]	
0	0	1 (internally fixed)	0	0	1	0	0	
0	0	1 (internally fixed)	0	0	1	0	0	
0	0	1 (internally fixed)	1	1	0	0	0	
0	0	1 (internally fixed)	0	0	1	0	1	
		OTP	OTP	OTP	OTP	OTP	OTP	
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
RSVD		Unused Bit; should	be written to 0					
SELREG		LDO4 Voltage selected by LDO4_OP register LDO4 Voltage selected by LDO4_AVS register						
SEL[5:0]		Supply Voltage - setting shown in Table 6-44; SEL[5] is internally set to 1 on LDO4 to reflect the programmable output voltage range from 1.6 V to 3.3 V.						

⁽¹⁾ Register reset on Power On Reset (POR)



6.26.2.2.11 LDO4_AVS (1Ah)

Table 6-35. LDO4_AVS⁽¹⁾; Register Address: 1Ah

7	6	5	4	3	2	1	0	
ENABLE	ECO	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]	
0	0	1 (internally fixed)	0	0	0	1	0	
0	0	1 (internally fixed)	0	0	0	1	0	
(1)	0	1 (internally fixed)	1	1	0	0	0	
(1)	0	1 (internally fixed)	0	0	1	0	1	
OTP		OTP	OTP	OTP	OTP	OTP	OTP	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
ENABLE		0 LDO4 Disabled1 LDO4 Enabled(1) LDO4 Enabled	during automatic pov	wer-up sequence				
ECO		LDO4 is in normal mode LDO4 is in power save mode						
SEL[5:0]		Supply Voltage - setting shown in Table 6-44; SEL[5] is internally set to 1 on LDO4 to reflect the programmable output voltage range from 1.6 V to 3.3 V.						

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.2.12 LDO4_LIMIT (1Bh)

Table 6-36. LDO4_LIMIT⁽¹⁾; Register Address: 1Bh

7	6	5	4	3	2	1	0	
RSVD	RSVD	MAX_SEL[5]	MAX_SEL[4]	MAX_SEL[3]	MAX_SEL[2]	MAX_SEL[1]	MAX_SEL[0]	
0	0	1 (internally fixed)	0	1	0	0	0	
0	0	1 (internally fixed)	0	1	0	0	0	
0	0	1 (internally fixed)	1	1	1	0	1	
0	0	1 (internally fixed)	1	1	1	1	1	
		OTP	OTP	OTP	OTP	OTP	OTP	
R	R	R/W	R/W	R/W	R/W	R/W	R/W	
RSVD		Unused Bit; should	be written to 0					
MAX_SEL[5:0]		Defines the maximum value the output voltage can be programmed to for LDO4_OP and LDO4_AVS. Values exceeding this limit are ignored. Supply Voltage - setting shown in Table 6-44. If MAX_SEL is set to any other value than 0x00 or 0x3F, the register is set to read only; contact Ti for a default setting in OTP memory if needed.						

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.2.13 LDO5 (1Ch)

Table 6-37. LDO5⁽¹⁾; Register Address: 1Ch

7	6	5	4	3	2	1	0
ENABLE	ECO	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]
0	0	1 (internally fixed)	1	0	1	1	0
0	0	1 (internally fixed)	1	0	1	1	0
0	0	1 (internally fixed)	1	1	0	0	0
(1)	0	1 (internally fixed)	0	0	1	0	1
OTP		OTP	OTP	OTP	OTP	OTP	OTP
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ENABLE		0 LDO5 Disabled1 LDO5 Enabled(1) LDO5 Enabled	during automatic pov	ver-up sequence			
ECO		LDO5 is in normal mode LDO5 is in power save mode					
SEL[5:0]	Supply Voltage - setting shown in Table 6-44; SEL[5] is internally set to 1 on LDO5 to reflect the programmable or voltage range from 1.6 V to 3.3 V.						grammable output

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.2.14 LDO6 (1Dh)

Table 6-38. LDO6⁽¹⁾; Register Address: 1Dh

7	6	5	4	3	2	1	0	
ENABLE	ECO	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]	
0	0	1	0	0	1	0	0	
0	0	1	0	0	1	0	0	
(1)	0	1	1	1	1	1	1	
(1)	0	1	0	0	1	0	1	
OTP		OTP	OTP	OTP	OTP	OTP	OTP	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0 LD06 Disabled ENABLE 1 LD06 Enabled (1) LD06 Enabled during automatic power-up sequence								
ECO		LDO6 is in normal mode LDO6 is in power save mode						
SEL[5:0]		Supply Voltage - setting shown in Table 6-43.						

⁽¹⁾ Register reset on Power On Reset (POR)



6.26.2.2.15 LDO7 (1Eh)

Table 6-39. LDO7⁽¹⁾; Register Address: 1Eh

7	6	5	4	3	2	1	0
ENABLE	ECO	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]
0	0	1	1	1	1	0	0
0	0	1	1	1	1	0	0
0	0	1	0	0	1	0	0
(1)	0	1	0	0	1	0	1
OTP		OTP	OTP	OTP	OTP	OTP	OTP
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ENABLE		D LDO7 Disabled LDO7 Enabled IDO7 Enabled IDO7 Enabled during automatic power-up sequence					
ECO		LDO7 is in normal mode LDO7 is in power save mode					
SEL[5:0]		Supply Voltage - setting shown in Table 6-43.					

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.2.16 LDO8 (1Fh)

Table 6-40. LDO8⁽¹⁾; Register Address: 1Fh

7	6	5	4	3	2	1	0
ENABLE	ECO	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]
(1)	0	1	1	1	1	0	1
(1)	0	1	1	1	1	0	1
0	0	1	1	1	0	0	0
(1)	0	1	1	1	0	0	1
OTP		OTP	OTP	OTP	OTP	OTP	OTP
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ENABLE	0 LDO8 Disabled 1 LDO8 Enabled (1) LDO8 Enabled during automatic power-up sequence						
ECO		LDO8 is in normal mode LDO8 is in power save mode					
SEL[5:0]		Supply Voltage - setting shown in Table 6-43.					

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.2.17 LDO9 (20h)

Table 6-41. LDO9⁽¹⁾; Register Address: 20h

7	6	5	4	3	2	1	0
ENABLE	ECO	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]
(1)	0	1	1	1	1	0	0
(1)	0	1	1	1	1	0	0
(1)	0	1	1	1	0	0	0
(1)	0	1	0	0	1	0	1
OTP		OTP	OTP	OTP	OTP	OTP	OTP
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ENABLE	D LDO9 Disabled LDO9 Enabled (1) LDO9 Enabled during automatic power-up sequence						
ECO		LDO9 is in normal mode LDO9 is in power save mode					
SEL[5:0]		Supply Voltage - setting shown in Table 6-43.					

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.2.18 LDO10 (21h)

Table 6-42. LDO10⁽¹⁾; Register Address: 21h

7	6	5	4	3	2	1	0
ENABLE	ECO	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]
(1)	0	1	0	0	1	0	0
(1)	0	1	0	0	1	0	0
0	0	0	1	0	1	0	0
(1)	0	1	1	1	1	0	0
OTP		OTP	OTP	OTP	OTP	OTP	OTP
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0 LDO10 Disabled ENABLE 1 LDO10 Enabled (1) LDO10 Enabled during automatic power-up sequence							
ECO		LDO10 is in normal mode LDO10 is in power save mode					
SEL[5:0]		Supply Voltage - setting shown in Table 6-43.					

⁽¹⁾ Register reset on Power On Reset (POR)



6.26.2.3 LDO Voltage Settings

Table 6-43. LDO Voltage Settings; Except LDO4 and LDO5

SEL[5:0]	LDOx Output (V)	SEL[5:0]	LDOx Output (V)
000000	0.800	100000	1.600
000001	0.825	100001	1.650
000010	0.850	100010	1.700
000011	0.875	100011	1.750
000100	0.900	100100	1.800
000101	0.925	100101	1.850
000110	0.950	100110	1.900
000111	0.975	100111	1.950
001000	1.000	101000	2.000
001001	1.025	101001	2.050
001010	1.050	101010	2.100
001011	1.075	101011	2.150
001100	1.100	101100	2.200
001101	1.125	101101	2.250
001110	1.150	101110	2.300
001111	1.175	101111	2.350
010000	1.200	110000	2.400
010001	1.225	110001	2.450
010010	1.250	110010	2.500
010011	1.275	110011	2.550
010100	1.300	110100	2.600
010101	1.325	110101	2.650
010110	1.350	110110	2.700
010111	1.375	110111	2.750
011000	1.400	111000	2.800
011001	1.425	111001	2.850
011010	1.450	111010	2.900
011011	1.475	111011	2.950
011100	1.500	111100	3.000
011101	1.525	111101	3.100
011110	1.550	111110	3.200
011111	1.575	111111	3.300



Table 6-44. LDO Voltage Settings for LDO4 and LDO5

SEL[5:0]	LDOx Output (V)
100000	1.600
100001	1.650
100010	1.700
100011	1.750
100100	1.800
100101	1.850
100110	1.900
100111	1.950
101000	2.000
101001	2.050
101010	2.100
101011	2.150
101100	2.200
101101	2.250
101110	2.300
101111	2.350
110000	2.400
110001	2.450
110010	2.500
110011	2.550
110100	2.600
110101	2.650
110110	2.700
110111	2.750
111000	2.800
111001	2.850
111010	2.900
111011	2.950
111100	3.000
111101	3.100
111110	3.200
111111	3.300



6.26.2.4 DEVCTRL Registers

Table 6-45. DEVCTRL Register Memory Map

Offset	Register Name	Section		
22h	THRM_REG	THRM_REG (22h)		
23h	CLK32KOUT	CLK32KOUT (23h)		
24h	DEVCTRL	DEVCTRL (24h)		
25h	DEVCTRL2	DEVCTRL2 (25h)		
26h	I2C_SPI_CFG	I2C_SPI_CFG (26h)		
27h	KEEP_ON1	KEEP_ON1 (27h)		
28h	KEEP_ON2	KEEP_ON2 (28h)		
29h	SET_OFF1	SET_OFF1 (29h)		
2Ah	SET_OFF2	SET_OFF2 (2Ah)		
(2Bh)	DEF_VOLT	DEF_VOLT (2Bh)		
	LDO SLEEP MODE BEHAVIOR	LDO Sleep Mode Behavior		
2Ch	DEF_VOLT_MAPPING	DEF_VOLT_MAPPING (2Ch)		
2Dh	DISCHARGE1	DISCHARGE1 (2Dh)		
2Eh	DISCHARGE2	DISCHARGE2 (2Eh)		
2Fh	EN1_SET1	EN1_SET1 (2Fh)		
30h	EN1_SET2	EN1_SET2 (30h)		
31h	EN2_SET1	EN2_SET1 (31h)		
32h	EN2_SET2	EN2_SET2 (32h)		
33h	EN3_SET1	EN3_SET1 (33h)		
34h	EN3_SET2	EN3_SET2 (34h)		
35h	EN4_SET1	EN4_SET1 (35h)		
36h	EN4_SET2	EN4_SET2 (36h)		
37h	PGOOD	PGOOD (37h)		
38h	PGOOD2	PGOOD2 (38h)		
39h	INT_STS	INT_STS (39h)		
3Ah	INT_MSK	INT_MSK (3Ah)		
3Bh	INT_STS2	INT_STS2 (3Bh)		
3Ch	INT_MSK2	INT_MSK2 (3Ch)		
3Dh	INT_STS3	INT_STS3 (3Dh)		
3Eh	INT_MSK3	INT_MSK3 (3Eh)		
3Fh	INT_STS4	INT_STS4 (3Fh)		
40h	INT_MSK4	INT_MSK4 (40h)		
41h	GPIO1	GPIO1 (41h)		
42h	GPIO2	GPIO2 (42h)		
43h	GPIO3	GPIO3 (43h)		
44h	GPIO4	GPIO4 (44h)		
45h	GPIO5	GPIO5 (45h)		
46h	VMON	VMON (46h)		
47h	LEDA_CTRL1	LEDA_CTRL1 (47h)		
48h	LEDA_CTRL2	LEDA_CTRL2 (48h)		
49h	LEDA_CTRL3	LEDA_CTRL3 (49h)		
4Ah	LEDA_CTRL4	LEDA_CTRL4 (4Ah)		
4Bh	LEDA_CTRL5	LEDA_CTRL5 (4Bh)		
4Ch	LEDA_CTRL6	LEDA_CTRL6 (4Ch)		



Table 6-45. DEVCTRL Register Memory Map (continued)

Offset	Register Name	Section
4Dh	LEDA_CTRL7	LEDA_CTRL7 (4Dh)
4Eh	LEDA_CTRL8	LEDA_CTRL8 (4Eh)
4Fh	LEDB_CTRL1	LEDB_CTRL1 (4Fh)
50h	LEDB_CTRL2	LEDB_CTRL2 (50h)
51h	LEDB_CTRL3	LEDB_CTRL3 (51h)
52h	LEDB_CTRL4	LEDB_CTRL4 (52h)
53h	LEDB_CTRL5	LEDB_CTRL5 (53h)
54h	LEDB_CTRL6	LEDB_CTRL6 (54h)
55h	LEDB_CTRL7	LEDB_CTRL7 (55h)
56h	LEDB_CTRL8	LEDB_CTRL8 (56h)
57h	LEDC_CTRL1	LEDC_CTRL1 (57h)
58h	LEDC_CTRL2	LEDC_CTRL2 (58h)
59h	LEDC_CTRL3	LEDC_CTRL3 (59h)
5Ah	LED_CTRL4	LED_CTRL4 (5Ah)
5Bh	LEDC_CTRL5	LEDC_CTRL5 (5Bh)
5Ch	LEDC_CTRL6	LEDC_CTRL6 (5Ch)
5Dh	LEDC_CTRL7	LEDC_CTRL7 (5Dh)
5Eh	LEDC_CTRL8	LEDC_CTRL8 (5Eh)
5Fh	LED_RAMP_UP_TIME	LED_RAMP_UP_TIME (5Fh)
60h	LED_RAMP_DOWN_TIME	LED_RAMP_DOWN_TIME (60h)
61h	LED_SEQ_EN	LED_SEQ_EN (61h)
	LEDx DC Current	LEDx DC Current
62h	LOADSWITCH	LOADSWITCH (62h)
63h	SPARE	SPARE (63h)
64h	VERNUM	VERNUM (64h)

6.26.2.4.1 THRM_REG (22h)

Table 6-46. THRM_REG⁽¹⁾ ; Register Address: 22h

7	6	5	4	3	2	1	0
RSVD	RSVD	THERM_HD	THERM_TS	THERM_ HDSEL[1]	THERM_ HDSEL[0]	RSVD	THERM_EN
0	0	0	0	1	1	0	1
0	0	0	0	1	1	0	1
0	0	0	0	1	1	0	1
0	0	0	0	1	1	0	1
R	R	R	R	R/W	R/W	R	R/W
RSVD		Unused bit read ret	urns 0				
THERM_HD		Hot die threshold Hot threshold is r					
THERM_TS			n detector output - ir n detector output - ir		tdown not reached (t	typically 150°C)	
THERM_HDSEL		00 Temperature selection for hot die detector: T = 117°C 01 Temperature selection for hot die detector: T = 121°C 10 Temperature selection for hot die detector: T = 125°C 11 Temperature selection for hot die detector: T = 130°C					
THERM_EN		Thermal shutdown module is disabled Thermal shutdown module is enabled					

(1) Register reset on Power On Reset (POR)



6.26.2.4.2 CLK32KOUT (23h)

Table 6-47. CLK32KOUT⁽¹⁾; Register Address: 23h

7	6	5	4	3	2	1	0
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	CLK32KOUT_EN
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	(1)
R	R	R	R	R	R	R	R/W
RSVD		Unused bit read ret	urns 0				
CLK32KOUT_EN	0 32K CLK disabled CLK32KOUT_EN 1 32K CLK enabled (1) 32K CLK enabled during automatic power-up sequence						

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.3 DEVCTRL (24h)

Table 6-48. DEVCTRL⁽¹⁾; Register Address: 24h

7	6	5	4	3	2	1	0		
PWR_OFF_SEQ	LOAD-OTP	LOCK_LDO9	RSVD	nRESPWRON_ OUTPUT	PWRHLD	DEV_SLP	DEV_OFF		
0	1	0	0	0	0	0	0		
0	1	0	0	0	0	0	0		
1	1	0	0	1	0	0	0		
0	1	0	0	0	0	0	0		
OTP	OTP	OTP		OTP	OTP				
R/W	R/W	R	R R RW R/W R/W						
PWR_OFF_SEQ		 0 All resources disabled at the same time 1 Power-off will be sequential, reverse of power-on sequence (first resource to power on will be the last to power off) 							
LOAD-OTP			are kept in OFF stat alues are re-loaded f	e rom OTP when in O	FF state				
LOCK_LDO9			owed to be changed ked; LDO9 is enable	ed in the startup seq	uence and disabled	in OFF state; no furt	her control allowed		
RSVD		Unused bit read ret	urns 0						
nRESPWRON_OU	TPUT	0 nRESPWRON ou 1 nRESPWRON ou	tput is open drain tput is push-pull to \	/DDIO					
PWRHLD		0 Cleared in OFF n 1 Write '1' will main		ACTIVE or SLEEP de	evice state) (if DEV_	OFF=0 and DEV_O	FF_RST=0).		
DEV_SLP		O Write '0' will start an SLEEP to ACTIVE device state transition (wake-up event) (if DEV_OFF=0 and DEV_OFF_RST=0). This bit is cleared in OFF state. Write '1' allows SLEEP device state (if DEV_OFF=0 and DEV_OFF_RST=0)							
DEV_OFF		This bit is cleared Write '1' will start		or SLEEP to OFF de	evice state transition	(switch-off event).			

⁽¹⁾ Register reset on Power On Reset (POR)



6.26.2.4.4 DEVCTRL2 (25h)

Table 6-49. DEVCTRL2⁽¹⁾; Register Address: 25h

7	6	5	4	3	2	1	0		
SLEEP_ENABLE	INT_OUTPUT	TSLOT_ LENGTH[1]	TSLOT_ LENGTH[0]	SLEEP_POL	PWON_LP_OFF	PWON_LP_ OFF_RST	INT_POL		
0	1	1	1	0	0	0	0		
0	1	1	1	0	0	0	0		
0	1	1	1 1 1 1 1						
0	1	1	1	0	0	0	0		
	OTP	OTP	OTP		OTP	OTP	OTP		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
SLEEP_ENABLE			SLEEP signal is ignored; default for power-up SLEEP is active and the input signal active state defined by SLEEP_POL						
INT_OUTPUT		0 interrupt output is open drain 1 interrupt output is push-pull to VDDIO							
TSLOT_LENGTH[1	,0]	Time slot duration μ 00 30 μs 01 200 μs 10 500 μs 11 2 ms	orogramming; select	s length of the times	lots for startup or shu	utdown timing			
SLEEP_POL		SLEEP signal act SLEEP signal act							
PWON_LP_OFF ⁽²⁾			n-off after a nPWRO 5912 is set to OFF		al low). After nPWRO	N=low for 4 s, an int	terrupt is generated		
PWON_LP_OFF_RST ⁽³⁾ 0 No effect 1 Allows device turn-off after a nPWRON Long Press (signal low). After nPWRON=low for 4s, an interrupt is generally and after 5 s, TPS65912 is set to OFF state; registers are loaded with their default values; priority over PWON_LP_OFF									
INT_POL		O INT1 interrupt pad polarity control signal is active low I is active high							

⁽¹⁾ Register reset on Power On Reset (POR)

 ⁽²⁾ For TPS659121 with nPWRON configured as a active low reset input (nRESIN), the status of PWON_LP_OFF and PWON_LP_OFF_RST is DON'T CARE

⁽³⁾ For TPS659121 with nPWRON configured as a active low reset input (nRESIN), the status of PWON_LP_OFF and PWON_LP_OFF_RST is DON'T CARE



6.26.2.4.5 I2C_SPI_CFG (26h)

Table 6-50. I2C_SPI_CFG⁽¹⁾; Register Address: 26h

7	6	5	4	3	2	1	0
I2CAVS_ID_SEL1	I2CAVS_ID_SEL0	I2CGP_ID_SEL1	I2CGP_ID_SEL0	DCDC4_AVS	DCDC3_AVS	DCDC2_AVS	DCDC1_AVS
0	1	0	0	0	0	0	0
0	1	0	0	0	0	0	0
0	1	0	0	0	0	0	0
0	1	0	0	0	0	0	0
OTP	OTP	OTP	OTP	OTP	OTP	OTP	OTP
R	R	R	R	R/W	R/W	R/W	R/W
U2CAVS_ID_SEL[1,0] 00 device address for the AVS-I2C interface is: 0010010 01 device address for the AVS-I2C interface is: 0010011 10 device address for the AVS-I2C interface is: 0010100 11 device address for the AVS-I2C interface is: 0010101							
I2CGP_ID_SEL1[1	,0]	01 device address 10 device address	for the standard-I2C for the standard-I2C for the standard-I2C for the standard-I2C	interface is: 010111 interface is: 010111	0 1		
DCDC4_AVS			DCDC4_AVS registe DCDC4_AVS registe		he standard interface he AVS- interface	Э	
DCDC3_AVS 0 DCDC3_OP and DCDC3_AVS registers are assigned to the standard interface 1 DCDC3_OP and DCDC3_AVS registers are assigned to the AVS- interface							
DCDC2_AVS		DCDC2_OP and DCDC2_AVS registers are assigned to the standard interface DCDC2_OP and DCDC2_AVS registers are assigned to the AVS- interface					
DCDC1_AVS			DCDC1_AVS registe DCDC1_AVS registe		he standard interface he AVS- interface	9	

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.6 KEEP_ON1 (27h)

Table 6-51. KEEP_ON1⁽¹⁾; Register Address: 27h⁽²⁾

7	6	5	4	3	2	1	0	
LDO8_KEEPON	LDO7_KEEPON	LDO6_KEEPON	LDO5_KEEPON	LDO4_KEEPON	LDO3_KEEPON	LDO2_KEEPON	LDO1_KEEPON	
1	1	1	0	0	1	1	0	
1	1	1	1 0 0 1 1					
0	0	0	1	1	0	1	0	
1	1	1	1	1	0	1	0	
OTP	OTP	OTP	OTP	OTP	OTP	OTP	OTP	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
LDO8_KEEPON		0 set in ECO mode in SLEEP 1 keep active in SLEEP						
LDO7_KEEPON		0 set in ECO mode in SLEEP 1 keep active in SLEEP						
LDO6_KEEPON		0 set in ECO mode 1 keep active in SL						
LDO5_KEEPON		0 set in ECO mode 1 keep active in SL						
LDO4_KEEPON		0 set in ECO mode 1 keep active in SL						
LDO3_KEEPON		0 set in ECO mode 1 keep active in SL						
LDO2_KEEPON		0 set in ECO mode in SLEEP 1 keep active in SLEEP						
LDO1_KEEPON		0 set in ECO mode 1 keep active in SL						

Register reset on Power On Reset (POR) Settings shown in Table 6-56



6.26.2.4.7 KEEP_ON2 (28h)

Table 6-52. KEEP_ON2⁽¹⁾; Register Address: 28h⁽²⁾

7	6	5	4	3	2	1	0
RSVD	RSVD	DCDC4_ KEEPON	DCDC3_ KEEPON	DCDC2_ KEEPON	DCDC1_ KEEPON	LDO10_ KEEPON	LDO9_ KEEPON
0	0	1	1	1	0	1	1
0	0	1	1	1	0	1	1
0	0	0	1	0	0	1	0
0	0	0	1	1	1	1	1
OTP	OTP	OTP	OTP	OTP	OTP	OTP	OTP
R	R	R/W	R/W	R/W	R/W	R/W	R/W
DCDC4_KEEPON 0 set in ECO mode in SLEEP 1 keep active in SLEEP							
DCDC3_KEEPON		0 set in ECO mode 1 keep active in SL					
DCDC2_KEEPON		0 set in ECO mode 1 keep active in SL					
DCDC1_KEEPON		0 set in ECO mode 1 keep active in SL					
LDO10_KEEPON		set in ECO mode in SLEEP keep active in SLEEP					
LDO9_KEEPON		0 set in ECO mode 1 keep active in SL					

⁽¹⁾ Register reset on Power On Reset (POR)(2) Settings shown in Table 6-56



6.26.2.4.8 SET_OFF1 (29h)

Table 6-53. SET_OFF1⁽¹⁾; Register Address: 29h⁽²⁾

7	6	5	4	3	2	1	0
LDO8_SET_OFF	LDO7_SET_OFF	LDO6_SET_OFF	LDO5_SET_OFF	LDO4_SET_OFF	LDO3_SET_OFF	LDO2_SET_OFF	LDO1_SET_OFF
0	0	0	1	1	0	0	1
0	0	0	1	1	0	0	1
0	0	0	1	1	0	1	0
0	0	0	0	0	1	0	1
OTP	OTP	OTP	OTP	OTP	OTP	OTP	OTP
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
LDO8_SET_OFF	SET_OFF 0 defined by KEEP_ON register 1 set off in SLEEP if KEEP_ON bit set to 0						
LDO7_SET_OFF		0 defined by KEEP_ON register 1 set off in SLEEP if KEEP_ON bit set to 0					
LDO6_SET_OFF		0 defined by KEEP 1 set off in SLEEP	_ON register if KEEP_ON bit set t	to 0			
LDO5_SET_OFF		0 defined by KEEP 1 set off in SLEEP	_ON register if KEEP_ON bit set t	to 0			
LDO4_SET_OFF		0 defined by KEEP 1 set off in SLEEP	_ON register if KEEP_ON bit set t	to 0			
LDO3_SET_OFF		0 defined by KEEP 1 set off in SLEEP	_ON register if KEEP_ON bit set t	to 0			
LDO2_SET_OFF		0 defined by KEEP_ON register 1 set off in SLEEP if KEEP_ON bit set to 0					
LDO1_SET_OFF		0 defined by KEEP 1 set off in SLEEP	_ON register if KEEP_ON bit set t	to 0			

Register reset on Power On Reset (POR) Settings shown in Table 6-56



6.26.2.4.9 SET_OFF2 (2Ah)

Table 6-54. SET_OFF2⁽¹⁾; Register Address: 2Ah⁽²⁾

7	6	5	4	3	2	1	0	
THERM_ KEEP_ON	CLK32KOUT_ KEEPON	DCDC4_ SET_OFF	DCDC3_ SET_OFF	DCDC2_ SET_OFF	DCDC1_ SET_OFF	LDO10_ SET_OFF	LDO9_ SET_OFF	
0	0	0	0	0	1	0	0	
0	0	0	0	0	1	0	0	
0	1	0	0	0	0	0	0	
0	0	1	0	0	0	0	0	
OTP	OTP	OTP	OTP	OTP	OTP	OTP	OTP	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
THERM_KEEP_ON		0 enabled in SLEEP 1 set off in SLEEP						
CLK32KOUT_KEEPON	١	0 enabled in SLEEP 1 set off in SLEEP						
DCDC4_SET_OFF		0 defined by KEEP_ON 1 set off in SLEEP if KE						
DCDC3_SET_OFF		0 defined by KEEP_ON 1 set off in SLEEP if KE						
DCDC2_SET_OFF		0 defined by KEEP_ON 1 set off in SLEEP if KE						
DCDC1_SET_OFF	DCDC1_SET_OFF 0 defined by KEEP_ON register 1 set off in SLEEP if KEEP_ON bit set to 0							
LDO10_SET_OFF		defined by KEEP_ON register set off in SLEEP if KEEP_ON bit set to 0						
LDO9_SET_OFF		0 defined by KEEP_ON register 1 set off in SLEEP if KEEP_ON bit set to 0						

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.10 DEF_VOLT (2Bh)

Table 6-55. DEF_VOLT⁽¹⁾; Register Address: 2Bh⁽²⁾

7	6	5	4	3	2	1	0
LDO4_DEF_VOLT	LDO3_DEF_VOLT	LDO2_DEF_VOLT	LDO1_DEF_VOLT	DCDC4_DEF_VOLT	DCDC3_DEF_VOLT	DCDC2_DEF_VOLT	DCDC1_DEF_VOLT
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	1
0	0	0	0	0	0	0	0
OTP	OTP	OTP	OTP	OTP	OTP	OTP	OTP
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
LDO4_DEF_VOLT 0 output voltage defined by _OP register 1 output voltage defined by _AVS register							
LDO3_DEF_VOLT	LDO3_DEF_VOLT 0 output voltage defined by _OP register 1 output voltage defined by _AVS register						
LDO2_DEF_VOLT		output voltage define output voltage define					
LDO1_DEF_VOLT		0 output voltage define 1 output voltage define					
DCDC4_DEF_VOLT		0 output voltage define 1 output voltage define					
DCDC3_DEF_VOLT		0 output voltage define 1 output voltage define					
DCDC2_DEF_VOLT 0 output voltage defined by _OP register 1 output voltage defined by _AVS register							
DCDC1_DEF_VOLT		0 output voltage define 1 output voltage define					

⁽¹⁾ Register reset on Power On Reset (POR)

⁽²⁾ Settings shown in Table 6-56

²⁾ Settings shown in Table 6-56



6.26.2.4.11 LDO Sleep Mode Behavior

Table 6-56. LDO SLEEP MODE BEHAVIOR

CONFIG BITS	LDO IS SET TO ECO MODE	LDO STAYS ACTIVE	LDO IS SET TO OFF
DEE VOLT	0 = voltage defined by _OP register	0 = voltage defined by _OP register	0 = voltage defined by _OP register
DEF_VOLT	1 = voltage defined by _AVS register	1 = voltage defined by _AVS register	1 = voltage defined by _AVS register
KEEP ON	0	1	0
SET OFF	0	x	1

6.26.2.4.12 DEF_VOLT_MAPPING (2Ch)

Table 6-57. DEF_VOLT_MAPPING(1); Register Address: 2Ch

7	6	5	4	3	2	1	0		
LDO4_VOLT_ MAPPING[1]	LDO4_VOLT_ MAPPING[0]	LDO3_VOLT_ MAPPING[1]	LDO3_VOLT_ MAPPING[0]	LDO2_VOLT_ MAPPING[1]	LDO2_VOLT_ MAPPING[0]	LDO1_VOLT_ MAPPING[1]	LDO1_VOLT_ MAPPING[0]		
0	1	0	1	0	0	0	0		
0	1	0	1	0	0	0	0		
0	0	0	0 0 0 0						
0	0	0	0 0 1 1 0						
OTP	OTP	OTP	OTP	OTP	OTP	OTP	OTP		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
LDO4_VOLT MAPF	maps a DCDCx_SEL pin to the voltage scaling function to select either LDO4_OP or LDO4_AVS as the register defining the output voltage for LDO4 LDO4_VOLT MAPPING[1,0] 00 = DEF_VOLT Bit set and cleared by status of DCDC1_SEL pin 01 = DEF_VOLT Bit set and cleared by status of DCDC3_SEL pin 10 = DEF_VOLT Bit set and cleared by status of DCDC3_SEL pin 11 = DEF_VOLT Bit set and cleared by status of DCDC4_SEL pin								
LDO3_VOLT MAP	PING[1,0]	maps a DCDCx_SEL pin to the voltage scaling function to select either LDO3_OP or LDO3_AVS as the register defining the output voltage for LDO3 00 = DEF_VOLT Bit set and cleared by status of DCDC1_SEL pin 01 = DEF_VOLT Bit set and cleared by status of DCDC2_SEL pin 10 = DEF_VOLT Bit set and cleared by status of DCDC3_SEL pin 11 = DEF_VOLT Bit set and cleared by status of DCDC4_SEL pin							
LDO2_VOLT MAPP	PING[1,0]	defining the output 00 = DEF_VOLT Bi 01 = DEF_VOLT Bi 10 = DEF_VOLT Bi	voltage for LDO2 it set and cleared by	scaling function to s status of DCDC1_S status of DCDC2_S status of DCDC3_S status of DCDC4_S	EL pin EL pin EL pin	P or LDO2_AVS as	the register		
LDO1_VOLT MAP	PING[1,0]	maps a DCDCx_SEL pin to the voltage scaling function to select either LDO1_OP or LDO1_AVS as the register defining the output voltage for LDO1 00 = DEF_VOLT Bit set and cleared by status of DCDC1_SEL pinv 01 = DEF_VOLT Bit set and cleared by status of DCDC2_SEL pin 10 = DEF_VOLT Bit set and cleared by status of DCDC3_SEL pin 11 = DEF_VOLT Bit set and cleared by status of DCDC4_SEL pin							

⁽¹⁾ Register reset on Power On Reset (POR)



6.26.2.4.13 DISCHARGE1 (2Dh)

Table 6-58. DISCHARGE1⁽¹⁾; Register Address: 2Dh

7	6	5	4	3	2	1	0	
LDO8_ DISCHARGE	LDO7_ DISCHARGE	LDO6_ DISCHARGE	LDO5_ DISCHARGE	LDO4_ DISCHARGE	LDO3_ DISCHARGE	LDO2_ DISCHARGE	LDO1_ DISCHARGE	
0	1	1	0	0	0	0	0	
0	1	1	1 0 0 0					
1	1	1	1	1	1	1	1	
0	0	0	0	0	0	0	1	
OTP	OTP	OTP	OTP	OTP	OTP	OTP	OTP	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
LDO8_DISCHARGE 0 LDO8 output is not discharged when disabled 1 LDO8 output is discharged when disabled								
LDO7_DISCHARG	E		ot discharged when scharged when disa					
LDO6_DISCHARG	E		ot discharged when scharged when disa					
LDO5_DISCHARG	E		ot discharged when scharged when disa					
LDO4_DISCHARG	E		ot discharged when scharged when disa					
LDO3_DISCHARGE 0 LDO3 output is not discharged when disabled 1 LDO3 output is discharged when disabled								
LDO2_DISCHARG	E	DLDO2 output is not discharged when disabled LDO2 output is discharged when disabled						
LDO1_DISCHARG	E		ot discharged when scharged when disa			· · · · · · · · · · · · · · · · · · ·		

⁽¹⁾ Register reset on Power On Reset (POR)



6.26.2.4.14 DISCHARGE2 (2Eh)

Table 6-59. DISCHARGE2⁽¹⁾; Register Address: 2Eh

7	6	5	4	3	2	1	0		
RSVD	RSVD	DCDC4_ DISCHARGE	DCDC3_ DISCHARGE	DCDC2_ DISCHARGE	DCDC1_ DISCHARGE	LDO10_ DISCHARGE	LDO9_ DISCHARGE		
0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0		
0	0	1	1	1	1	1	1		
0	0	0	0	0	0	0	0		
		OTP	OTP	OTP	OTP	OTP	OTP		
R	R	R/W	R/W R/W R/W R/W R/W						
RSVD		Unused bit read ret	urns 0						
DCDC4_DISCHAR	GE		not discharged when discharged when dis						
DCDC3_DISCHAR	GE		not discharged whe discharged when dis						
DCDC2_DISCHAR	GE		not discharged when discharged when dis						
DCDC1_DISCHAR	GE		not discharged when discharged when dis						
LDO10_DISCHARGE 0 LDO10 output is not discharged when disabled 1 LDO10 output is discharged when disabled									
LDO9_DISCHARG	E		ot discharged when disa						

⁽¹⁾ Register reset on Power On Reset (POR)



6.26.2.4.15 EN1_SET1 (2Fh)

Table 6-60. EN1_SET1⁽¹⁾; Register Address: 2Fh

7	6	5	4	3	2	1	0	
LDO8_EN1	LDO7_EN1	LDO6_EN1	LDO5_EN1	LDO4_EN1	LDO3_EN1	LDO2_EN1	LDO1_EN1	
0	0	0	0	0	0	0	1	
0	0	0	0	0	0	0	1	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
OTP	OTP	OTP	OTP	OTP	OTP	OTP	OTP	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
LDO8_EN1	LDO8_EN1 0 EN1 pin has no effect on LDO8 enable 1 EN1 pin is controlling LDO8							
LDO7_EN1 0 EN1 pin has no effect on LDO7 enable 1 EN1 pin is controlling LDO7								
LDO6_EN1		0 EN1 pin has no e 1 EN1 pin is contro	ffect on LDO6 enabl	е				
LDO5_EN1		0 EN1 pin has no e 1 EN1 pin is contro	ffect on LDO5 enabl	е				
LDO4_EN1	DO4_EN1 0 EN1 pin has no effect on LDO4 enable 1 EN1 pin is controlling LDO4							
LDO3_EN1	LDO3_EN1 0 EN1 pin has no effect on LDO3 enable 1 EN1 pin is controlling LDO3							
LDO2_EN1		DEN1 pin has no effect on LDO2 enable EN1 pin is controlling LDO2						
LDO1_EN1		0 EN1 pin has no e 1 EN1 pin is contro	ffect on LDO1 enabl	е				

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.16 EN1_SET2 (30h)

Table 6-61. EN1_SET2⁽¹⁾; Register Address: 30h

7	6	5	4	3	2	1	0		
RSVD	RSVD	DCDC4_EN1	DCDC3_EN1	DCDC2_EN1	DCDC1_EN1	LDO10_EN1	LDO9_EN1		
0	0	0	0	0	1	0	0		
0	0	0	0	0	1	0	0		
0	0	0	1	0	0	0	0		
0	0	1	0	0	0	0	0		
		OTP	OTP	OTP	OTP	OTP	OTP		
R	R	R/W	R/W	R/W	R/W	R/W	R/W		
RSVD	RSVD Unused bit read returns 0								
DCDC4_EN1	DCDC4_EN1 0 EN1 pin has no effect on DCDC4 enable 1 EN1 pin is controlling DCDC4								
DCDC3_EN1		0 EN1 pin has no e 1 EN1 pin is contro	ffect on DCDC3 ena lling DCDC3	ble					
DCDC2_EN1	DCDC2_EN1 0 EN1 pin has no effect on DCDC2 enable 1 EN1 pin is controlling DCDC2								
DCDC1_EN1	DC1_EN1 0 EN1 pin has no effect on DCDC1 enable 1 EN1 pin is controlling DCDC1								
LDO10_EN1		BN1 pin has no effect on LDO10 enable BN1 pin is controlling LDO10							
LDO9_EN1		EN1 pin has no effect on LDO9 enable EN1 pin is controlling LDO9							

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.17 EN2_SET1 (31h)

Table 6-62. EN2_SET1⁽¹⁾; Register Address: 31h

7	6	5	4	3	2	1	0	
LDO8_EN2	LDO7_EN2	LDO6_EN2	LDO5_EN2	LDO4_EN2	LDO3_EN2	LDO2_EN2	LDO1_EN2	
0	0	0	1	1	0	0	0	
0	0	0	1	1	0	0	0	
0	0	0	0	0	0	1	0	
0	0	0	0	0	0	0	1	
OTP	OTP	OTP	OTP	OTP	OTP	OTP	OTP	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
LDO8_EN2	LDO8_EN2							
LDO7_EN2	LDO7_EN2 0 EN2 pin has no effect on LDO7 enable 1 EN2 pin is controlling LDO7							
LDO6_EN2	LDO6_EN2							
LDO5_EN2	DO5_EN2 0 EN2 pin has no effect on LDO5 enable 1 EN2 pin is controlling LDO5							
LDO4_EN2	0 EN2 pin has no effect on LDO4 enable 1 EN2 pin is controlling LDO4							
LDO3_EN2	O3_EN2							
LDO2_EN2		EN2 pin has no effect on LDO2 enable EN2 pin is controlling LDO2						
LDO1_EN2		0 EN2 pin has no e 1 EN2 pin is contro	ffect on LDO1 enabl	е				

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.18 EN2_SET2 (32h)

Table 6-63. EN2_SET2⁽¹⁾; Register Address: 32h

7	6	5	4	3	2	1	0
RSVD	RSVD	DCDC4_EN2	DCDC3_EN2	DCDC2_EN2	DCDC1_EN2	LDO10_EN2	LDO9_EN2
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
		OTP	OTP	OTP	OTP	OTP	OTP
R	R	R/W	R/W	R/W	R/W	R/W	R/W
RSVD	RSVD Unused bit read returns 0						
DCDC4_EN2 0 EN2 pin has no effect on DCDC4 enable 1 EN2 pin is controlling DCDC4							
DCDC3_EN2	DCDC3_EN2 0 EN2 pin has no effect on DCDC3 enable 1 EN2 pin is controlling DCDC3						
DCDC2_EN2		0 EN2 pin has no e 1 EN2 pin is contro	effect on DCDC2 ena Iling DCDC2	ble			
DCDC1_EN2	EN2 pin has no effect on DCDC1 enable EN2 pin is controlling DCDC1						
LDO10_EN2		BN2 pin has no effect on LDO10 enable BN2 pin is controlling LDO10					
LDO9_EN2		EN2 pin has no effect on LDO9 enable EN2 pin is controlling LDO9					

⁽¹⁾ Register reset on Power On Reset (POR)



6.26.2.4.19 EN3_SET1 (33h)

Table 6-64. EN3_SET1⁽¹⁾; Register Address: 33h

7	6	5	4	3	2	1	0	
LDO8_EN3	LDO7_EN3	LDO6_EN3	LDO5_EN3	LDO4_EN3	LDO3_EN3	LDO2_EN3	LDO1_EN3	
0	0	0	1	1	0	0	0	
0	0	0	1	1	0	0	0	
0	0	0	1	0	0	0	0	
0	0	0	0	0	1	0	0	
OTP	OTP	OTP	OTP	OTP	OTP	OTP	OTP	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
LDO8_EN3	LDO8_EN3 0 EN3 pin has no effect on LDO8 enable 1 EN3 pin is controlling LDO8							
LDO7_EN3	LDO7_EN3 0 EN3 pin has no effect on LDO7 enable 1 EN3 pin is controlling LDO7							
LDO6_EN3		0 EN3 pin has no e 1 EN3 pin is contro	ffect on LDO6 enabl	e				
LDO5_EN3		0 EN3 pin has no e 1 EN3 pin is contro	ffect on LDO5 enabl	е				
LDO4_EN3		0 EN3 pin has no e 1 EN3 pin is contro	ffect on LDO4 enabl	е				
LDO3_EN3	D EN3 pin has no effect on LDO3 enable EN3 pin is controlling LDO3							
LDO2_EN3		BN3 pin has no effect on LDO2 enable BN3 pin is controlling LDO2						
LDO1_EN3		0 EN3 pin has no e 1 EN3 pin is contro	ffect on LDO1 enabl	e				

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.20 EN3_SET2 (34h)

Table 6-65. EN3_SET2⁽¹⁾; Register Address: 34h

7	6	5	4	3	2	1	0	
RSVD	RSVD	DCDC4_EN3	DCDC3_EN3	DCDC2_EN3	DCDC1_EN3	LDO10_EN3	LDO9_EN3	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
		OTP	OTP	OTP	OTP	OTP	OTP	
R	R	R/W	R/W	R/W	R/W	R/W	R/W	
RSVD	SVD Unused bit read returns 0							
DCDC4_EN3	DCDC4_EN3 0 EN3 pin has no effect on DCDC4 enable 1 EN3 pin is controlling DCDC4							
DCDC3_EN3		0 EN3 pin has no e 1 EN3 pin is contro	effect on DCDC3 ena Iling DCDC3	ble				
DCDC2_EN3	DCC2_EN3 0 EN3 pin has no effect on DCDC2 enable 1 EN3 pin is controlling DCDC2							
DCDC1_EN3	0 EN3 pin has no effect on DCDC1 enable 1 EN3 pin is controlling DCDC1							
LDO10_EN3		D EN3 pin has no effect on LDO10 enable EN3 pin is controlling LDO10						
LDO9_EN3		EN3 pin has no effect on LDO9 enable EN3 pin is controlling LDO9						

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.21 EN4_SET1 (35h)

Table 6-66. EN4_SET1⁽¹⁾; Register Address: 35h

7	6	5	4	3	2	1	0
LDO8_EN4	LDO7_EN4	LDO6_EN4	LDO5_EN4	LDO4_EN4	LDO3_EN4	LDO2_EN4	LDO1_EN4
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
OTP	OTP	OTP	OTP	OTP	OTP	OTP	OTP
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
LDO8_EN4 0 EN4 pin has no effect on LDO8 enable 1 EN4 pin is controlling LDO8							
LDO7_EN4 0 EN4 pin has no effect on LDO7 enable 1 EN4 pin is controlling LDO7							
LDO6_EN4		0 EN4 pin has no e 1 EN4 pin is contro	ffect on LDO6 enabl	е			
LDO5_EN4	LDO5_EN4 0 EN4 pin has no effect on LDO5 enable 1 EN4 pin is controlling LDO5						
LDO4_EN4		EN4 pin has no effect on LDO4 enable EN4 pin is controlling LDO4					
LDO3_EN4		EN4 pin has no effect on LDO3 enable EN4 pin is controlling LDO3					
LDO2_EN4		EN4 pin has no effect on LDO2 enable EN4 pin is controlling LDO2					
LDO1_EN4		0 EN4 pin has no e 1 EN4 pin is contro	ffect on LDO1 enabl lling LDO1	е			

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.22 EN4_SET2 (36h)

Table 6-67. EN4_SET2⁽¹⁾; Register Address: 36h

RSVD	RSVD						
		DCDC4_EN4	DCDC3_EN4	DCDC2_EN4	DCDC1_EN4	LDO10_EN4	LDO9_EN4
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	0
0	0	0	0	0	0	0	0
		OTP	OTP	OTP	OTP	OTP	OTP
R	R	R/W	R/W	R/W	R/W	R/W	R/W
RSVD	RSVD Unused bit read returns 0						
DCDC4_EN4 0 EN4 pin has no effect on DCDC4 enable 1 EN4 pin is controlling DCDC4							
DCDC3_EN4	DCDC3_EN4 0 EN4 pin has no effect on DCDC3 enable 1 EN4 pin is controlling DCDC3						
DCDC2_EN4	0 EN4 pin has no effect on DCDC2 enable 1 EN4 pin is controlling DCDC2						
DCDC1_EN4	EN4 pin has no effect on DCDC1 enable EN4 pin is controlling DCDC1						
LDO10_EN4		BN4 pin has no effect on LDO10 enable BN4 pin is controlling LDO10					
LDO9_EN4		EN4 pin has no effect on LDO9 enable EN4 pin is controlling LDO9					

⁽¹⁾ Register reset on Power On Reset (POR)



6.26.2.4.23 PGOOD (37h)

Table 6-68. PGOOD⁽¹⁾; Register Address: 37h⁽²⁾

7	6	5	4	3	2	1	0	
PGOOD_LDO4	PGOOD_LDO3	PGOOD_LDO2	PGOOD_LDO1	PGOOD_DCDC4	PGOOD_DCDC3	PGOOD_DCDC2	PGOOD_DCDC1	
-	-	-	-	-	-	-	-	
-	-	-	-	-	-	=	-	
-	=	·	T.	-	=	T.	-	
-	-	-	-	-	-	=	-	
R	R	R	R	R	R	R	R	
PGOOD_LDOx	the Bit is set or cleared by the power-good comparator in the LDO converter block O LDOx output voltage is below its target regulation voltage or disabled 1 LDOx output voltage is in regulation							
the Bit is set or cleared by the power-good comparator in the DC-DC converter block PGOOD_DCDCx 0 DCDCx output voltage is below its target regulation voltage or disabled 1 DCDCx output voltage is in regulation								

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.24 PGOOD2 (38h)

Table 6-69. PGOOD2⁽¹⁾; Register Address: 38h⁽²⁾

7	6	5	4	3	2	1	0		
RSVD	RSVD	PGOOD_LDO10	PGOOD_LDO9	PGOOD_LDO8	PGOOD_LDO7	PGOOD_LDO6	PGOOD_LDO5		
0	0	=	=	=	-	-	-		
0	0	-	-	=	-	-	-		
0	0	=	=	=	-	-	-		
0	0	-	-	=	-	-	-		
R	R	R	R	R	R	R	R		
RSVD		Unused bit read returns 0							
PGOOD_LDOx		the Bit is set or cleared by the power-good comparator in the LDO converter block O LDOx output voltage is below its target regulation voltage or disabled LDOx output voltage is in regulation							

⁽²⁾ The PGOOD_LDOx Bit is not valid if the LDO is enabled but the supply voltage to the LDO is below 1 V.

⁽¹⁾ Register reset on Power On Reset (POR)(2) The PGOOD_LDOx Bit is not valid if the LDO is enabled but the supply voltage to the LDO is below 1 V.

6.26.2.4.25 INT_STS (39h)

Table 6-70. INT_STS⁽¹⁾ ; Register Address: 39h

7	6	5	4	3	2	1	0			
GPIO1_F_IT	GPIO1_R_IT	HOTDIE_IT	PWRHOLD_R_IT	PWRON_LP_IT	PWRON_IT	VMON_IT	PWRHOLD_F_IT			
0	0	0	0	0	0	0	0			
0	0	0	0	0	0	0	0			
0	0	0	0	0	0	0	0			
0	0	0	0	0	0	0	0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
GPIO1_F_IT			no falling edge occurred GPIO1 falling edge detection interrupt status; write 1 to clear the interrupt flag							
GPIO1_R_IT		 0 no rising edge occurred 1 GPIO1 rising edge detection interrupt status; write 1 to clear the interrupt flag 								
HOTDIE_IT			no hot die event occurred Hot die event interrupt status; write 1 to clear the interrupt flag							
PWRHOLD_R_IT			PWRHOLD detecte D event interrupt stat		he interrupt flag					
PWRON_LP_IT			g Press Key detecte Press event interrupt		ar the interrupt flag					
PWRON_IT		no nPWRON event detected nPWRON event interrupt status; write 1 to clear the interrupt flag								
VMON_IT		 0 no VMON event detected 1 falling edge detection for VMON; voltage at VMON is below the VMON_SEL[1,0] threshold; no delay; write 1 to clear the interrupt flag 								
PWRHOLD_F_IT	·	no PWRHOLD event detected Falling PWRHOLD event interrupt status; write 1 to clear the interrupt flag								

⁽¹⁾ Register reset on Power On Reset (POR)



6.26.2.4.26 INT_MSK (3Ah)

Table 6-71. INT_MSK⁽¹⁾ ; Register Address: 3Ah

7	6	5	4	3	2	1	0		
GPIO1_F_ IT_MSK	GPIO1_R_ IT_MSK	HOTDIE_ IT_MSK	PWRHOLD_R_ IT_MSK	PWRON_LP_ IT_MSK	PWRON_ IT_MSK	VMON_ IT_MSK	PWRHOLD_F_ IT_MSK		
1	1	1	1	1	1	1	1		
1	1	1	1	1	1	1	1		
1	1	1	1 1 1 1 1						
1	1	1	1	1	1	1	1		
R/W	R/W	R/W	R/W R/W R/W R/W R/W R/W						
GPIO1_F_IT_MSK) interrupt not masked GPIO1 falling edge detection interrupt masked						
GPIO1_R_IT_MSK		0 interrupt not masked 1 GPIO1 rising edge detection interrupt masked							
HOTDIE_IT_MSK		0 interrupt not mas 1 Hot die event inte							
PWRHOLD_R_IT_	MSK	interrupt not mas Rising PWRHOL	ked D event interrupt ma:	sked					
PWRON_LP_IT_M	SK	0 interrupt not mas 1 nPWRON Long F	ked Press event interrupt	masked					
PWRON_IT_MSK		interrupt not masked nPWRON event interrupt masked							
VMON_IT_MSK		interrupt not masked VMON event interrupt masked.							
PWRHOLD_F_IT_I	MSK	interrupt not masked PWRHOLD falling edge event interrupt masked							

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.27 INT_STS2 (3Bh)

Table 6-72. INT_STS2⁽¹⁾ ; Register Address: 3Bh

7	6	5	4	3	2	1	0				
GPIO5_F_IT	GPIO5_R_IT	GPIO4_F_IT	GPIO4_R_IT	GPIO3_F_IT	GPIO3_R_IT	GPIO2_F_IT	GPIO2_R_IT				
0	0	0	0	0	0	0	0				
0	0	0	0 0 0 0 0								
0	0	0 0 0 0									
0	0	0	0 0 0 0								
R/W	R/W	R/W	RW RW RW RW RW								
GPIO5_F_IT			no falling edge occurred GPIO5 falling edge detection interrupt status; write 1 to clear the interrupt flag								
GPIO5_R_IT		no rising edge occurred GPIO5 rising edge detection interrupt status; write 1 to clear the interrupt flag									
GPIO4_F_IT		no falling edge of GPIO4 falling edge		status; write 1 to cle	ear the interrupt flag						
GPIO4_R_IT		0 no rising edge oc 1 GPIO4 rising edg		status; write 1 to cle	ear the interrupt flag						
GPIO3_F_IT		no falling edge of GPIO3 falling edge		status; write 1 to cle	ear the interrupt flag						
GPIO3_R_IT		no rising edge occurred GPIO3 rising edge detection interrupt status; write 1 to clear the interrupt flag									
GPIO2_F_IT		no falling edge occurred GPIO2 falling edge detection interrupt status; write 1 to clear the interrupt flag									
GPIO2_R_IT		0 no rising edge occurred 1 GPIO2 rising edge detection interrupt status; write 1 to clear the interrupt flag									

⁽¹⁾ Register reset on Power On Reset (POR)



6.26.2.4.28 INT_MSK2 (3Ch)

Table 6-73. INT_MSK2⁽¹⁾; Register Address: 3Ch

7	6	5	4	3	2	1	0			
GPIO5_F_ IT_MSK	GPIO5_R_ IT_MSK	GPIO4_F_ IT_MSK	GPIO4_R_ IT_MSK	GPIO3_F_ IT_MSK	GPIO3_R_ IT_MSK	GPIO2_F_ IT_MSK	GPIO2_R_ IT_MSK			
1	1	1	1 1 1 1 1 1							
1	1	1	1 1 1 1 1 1							
0	0	0	0 0 0 0 0 0							
0	0	0	0 0 0 0 0 0							
OTP	OTP	OTP	OTP OTP OTP OTP OTP							
R/W	R/W	R/W	R/W R/W R/W R/W R/W R/W							
GPIO5_F_IT_MSK		interrupt not masked GPIO5 falling edge detection interrupt masked								
GPIO5_R_IT_MSK		interrupt not masked GPIO5 rising edge detection interrupt masked								
GPIO4_F_IT_MSK		interrupt not mast GPIO4 falling edge	ked ge detection interrup	t masked						
GPIO4_R_IT_MSK		interrupt not mast GPIO4 rising edg	ked e detection interrupt	masked						
GPIO3_F_IT_MSK		interrupt not mast GPIO3 falling edg	ked ge detection interrup	t masked						
GPIO3_R_IT_MSK		interrupt not masked GPIO3 rising edge detection interrupt masked								
GPIO2_F_IT_MSK		interrupt not masked GPIO2 falling edge detection interrupt masked								
GPIO2_R_IT_MSK		interrupt not masked GPIO2 rising edge detection interrupt masked								

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.29 INT_STS3 (3Dh)

Table 6-74. INT_STS3⁽¹⁾ ; Register Address: 3Dh

7	6	5	4	3	2	1	0			
PGOOD_LDO4_IT	PGOOD_LDO3_IT	PGOOD_LDO2_IT	PGOOD_LDO1_IT	PGOOD_DCDC4_IT	PGOOD_DCDC3_IT	PGOOD_DCDC2_IT	PGOOD_DCDC1_IT			
0	0	0	0	0	0	0	0			
0	0	0	0	0	0	0	0			
0	0	0	0	0	0	0	0			
0	0	0	0	0	0	0	0			
R/W	R/W	R/W	R/W R/W R/W R/W R/W							
PGOOD_LDO4_IT		1 PGOOD_LDO4 falling	o status change occurred 'GOOD_LDO4 falling edge detection interrupt status; masked by ENABLE, therefore not triggered if the output voltage drops when the O is disabled; write 1 to clear the interrupt flag							
PGOOD_LDO3_IT		1 PGOOD_LDO3 falling	no status change occurred PGOOD_LDO3 falling edge detection interrupt status; masked by ENABLE, therefore not triggered if the output voltage drops when the O is disabled; write 1 to clear the interrupt flag							
PGOOD_LDO2_IT		no status change occurred 1 PGOOD_LDO2 falling edge detection interrupt status; masked by ENABLE, therefore not triggered if the output voltage drops when the LDO is disabled; write 1 to clear the interrupt flag								
PGOOD_LDO1_IT					NABLE, therefore not tri	ggered if the output volta	age drops when the			
PGOOD_DCDC4_IT		no status change occ PGOOD_DCDC4 falli converter is disabled; w	ing edge detection inter		ENABLE, therefore not t	riggered if the output vo	oltage drops when the			
PGOOD_DCDC3_IT		0 no status change occurred 1 PGOOD_DCDC3 falling edge detection interrupt status; masked by ENABLE, therefore not triggered if the output voltage drops when the converter is disabled; write 1 to clear the interrupt flag								
PGOOD_DCDC2_IT		 0 no status change occurred 1 PGOOD_DCDC2 falling edge detection interrupt status; masked by ENABLE, therefore not triggered if the output voltage drops when the converter is disabled; write 1 to clear the interrupt flag 								
PGOOD_DCDC1_IT		On o status change occurred 1 PGOOD_DCDC1 falling edge detection interrupt status; masked by ENABLE, therefore not triggered if the output voltage drops when the converter is disabled; write 1 to clear the interrupt flag								

⁽¹⁾ Register reset on Power On Reset (POR)



6.26.2.4.30 INT_MSK3 (3Eh)

Table 6-75. INT_MSK3⁽¹⁾; Register Address: 3Eh

7	6	5	4	3	2	1	0					
PGOOD_LDO4_ IT_MSK	PGOOD_LDO3_ IT_MSK	PGOOD_LDO2_ IT_MSK	PGOOD_LDO1_ IT_MSK	PGOOD_DCDC4_ IT_MSK	PGOOD_DCDC3_ IT_MSK	PGOOD_DCDC2_ IT_MSK	PGOOD_DCDC1_ IT_MSK					
1	1	1	1	1	1	1	1					
1	1	1	1	1	1	1	1					
1	1	1	1	1	1	1	1					
1	1	1	1 1 1 1 1 1									
R/W	R/W	R/W	R/W R/W R/W R/W R/W									
PGOOD_LDO4_IT_MS	K	interrupt not masked PGOOD_LDO4 falling LDO is disabled	PGOOD_LDO4 falling edge detection interrupt status; masked by ENABLE, therefore not triggered if the output voltage drops when the									
PGOOD_LDO3_IT_MS	sK	interrupt not masked PGOOD_LDO3 falling edge detection interrupt status; masked by ENABLE, therefore not triggered if the output voltage drops when the LDO is disabled										
PGOOD_LDO2_IT_MS	:K	interrupt not masked PGOOD_LDO2 falling LDO is disabled	g edge detection interru	pt status; masked by EN	NABLE, therefore not tri	ggered if the output volt	age drops when the					
PGOOD_LDO1_IT_MS	sK	interrupt not masked PGOOD_LDO1 falling LDO is disabled	g edge detection interru	pt status; masked by EN	NABLE, therefore not tri	ggered if the output volt	age drops when the					
PGOOD_DCDC4_IT_M	ISK	interrupt not masked PGOOD_DCDC4 falli LDO is disabled	ing edge detection inter	rupt status; masked by l	ENABLE, therefore not	triggered if the output vo	oltage drops when the					
PGOOD_DCDC3_IT_M	1SK	0 interrupt not masked 1 PGOOD_DCDC3 falling edge detection interrupt status; masked by ENABLE, therefore not triggered if the output voltage drops when the LDO is disabled										
PGOOD_DCDC2_IT_M	1SK	 0 interrupt not masked 1 PGOOD_DCDC2 falling edge detection interrupt status; masked by ENABLE, therefore not triggered if the output voltage drops when the LDO is disabled 										
PGOOD_DCDC1_IT_M	ısk	interrupt not masked PGOOD_DCDC1 falli LDO is disabled	ing edge detection inter	rupt status; masked by l	0 interrupt not masked 1 PGOOD_DCDC1 falling edge detection interrupt status; masked by ENABLE, therefore not triggered if the output voltage drops when the							

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.31 INT_STS4 (3Fh)

Table 6-76. INT_STS4⁽¹⁾; Register Address: 3Fh

7	6	5	4	3	2	1	0			
RSVD	RSVD	PGOOD_LDO10_IT	PGOOD_LDO9_IT	PGOOD_LDO8_IT	PGOOD_LDO7_IT	PGOOD_LDO6_IT	PGOOD_LDO5_IT			
0	0	0	0	0	0	0	0			
0	0	0	0	0	0	0	0			
0	0	0	0	0	0	0	0			
0	0	0	0	0	0	0	0			
R/W	R/W	R/W	R/W R/W R/W R/W R/W							
RSVD		Unused bit read returns	nused bit read returns 0							
PGOOD_LDO10_IT		no status change occurred PGOOD_LDO10 falling or rising edge detection interrupt status; write 1 to clear the interrupt flag								
PGOOD_LDO9_IT		0 no status change occ 1 PGOOD_LDO9 falling		n interrupt status; write	1 to clear the interrupt f	lag				
PGOOD_LDO8_IT		0 no status change occ 1 PGOOD_LDO8 falling		n interrupt status; write	1 to clear the interrupt f	lag				
PGOOD_LDO7_IT		no status change occurred PGOOD_LDO7 falling or rising edge detection interrupt status; write 1 to clear the interrupt flag								
PGOOD_LDO6_IT		no status change occurred PGOOD_LDO6 falling or rising edge detection interrupt status; write 1 to clear the interrupt flag								
PGOOD_LDO5_IT		no status change occurred PGOOD_LDOS falling or rising edge detection interrupt status; write 1 to clear the interrupt flag								

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.32 INT_MSK4 (40h)

Table 6-77. INT_MSK4⁽¹⁾; Register Address: 40h

7	6	5	4	3	2	1	0		
RSVD	RSVD	PGOOD_LDO10_ IT_MSK	PGOOD_LDO9_ IT_MSK	PGOOD_LDO8_ IT_MSK	PGOOD_LDO7_ IT_MSK	PGOOD_LDO6_ IT_MSK	PGOOD_LDO5_ IT_MSK		
1	1	1	1	1	1	1	1		
1	1	1	1	1	1	1	1		
1	1	1	1	1	1	1	1		
1	1	1	1 1 1 1 1						
R/W	R/W	R/W	RW RW RW RW						
RSVD		Unused bit read returns 0							
PGOOD_LDO10_IT_M	ISK	0 interrupt not masked 1 PGOOD_LDO10 falling	ng or rising edge detect	ion interrupt masked					
PGOOD_LDO9_IT_MS	SK	0 interrupt not masked 1 PGOOD_LDO9 falling	g or rising edge detection	on interrupt masked					
PGOOD_LDO8_IT_MS	SK	0 interrupt not masked 1 PGOOD_LDO8 falling	g or rising edge detection	on interrupt masked					
PGOOD_LDO7_IT_MS	SK	interrupt not masked PGOOD_LDO7 falling or rising edge detection interrupt masked							
PGOOD_LDO6_IT_MS	SK	interrupt not masked PGOOD_LDO6 falling or rising edge detection interrupt masked							
PGOOD_LDO5_IT_MS	SK	interrupt not masked PGOOD_LDO5 falling or rising edge detection interrupt masked							

(1) Register reset on Power On Reset (POR)



6.26.2.4.33 GPIO1 (41h)

Table 6-78. GPIO1⁽¹⁾; Register Address: 41h

7	6	5	4	3	2	1	0	
GPIO_SLEEP	RSVD	RSVD	GPIO_DEB	RSVD	GPIO_CFG	GPIO_STS	GPIO_SET	
0	0	0	0	0	0	х	0	
0	0	0	0	0	0	x	0	
0	0	0	0	0	0	1	0	
0	0	0	0	0	0	1	0	
OTP	-	-	OTP	=	OTP	=	OTP	
R/W	R	R	R/W	R	R/W	R	R/W	
GPIO_SLEEP		No impact, keep as in active mode When in SLEEP and GPIO in output mode, force output low						
RSVD		Unused bit read ret	turns 0					
GPIO_DEB			uncing time is 94 μs uncing time is 156 μs	S				
GPIO_CFG		Configuration of the GPIO pad direction - the pad is configured as an input The GPIO pad is configured as an output, GPIO assigned to power-up sequence						
GPIO_STS		Status of the GPIO pad Status of the GPIO pad						
GPIO_SET		O Value set to logic 1'b0 on the GPIO output when configured in output mode Value set to logic 1'b1 on the GPIO output when configured in output mode						

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.34 GPIO2 (42h)

Table 6-79. GPIO2⁽¹⁾; Register Address: 42h

7	6	5	4	3	2	1	0		
GPIO_SLEEP	RSVD	RSVD	GPIO_DEB	RSVD	GPIO_CFG	GPIO_STS	GPIO_SET		
0	0	0	0	0	0	х	0		
0	0	0	0	0	0	х	0		
0	0	0	0 0 0						
0	0	0	0	0	0	1	0		
OTP	-	-	- OTP - OTP -						
R/W	R	R	R R/W R R/W R						
GPIO_SLEEP	D_SLEEP 0 No impact, keep as in active mode 1 When in SLEEP and GPIO in output mode, force output low								
RSVD		Unused bit read ret	urns 0						
GPIO_DEB			uncing time is 94 μs uncing time is 156 μ	3					
GPIO_CFG		Configuration of the GPIO pad direction - the pad is configured as an input The GPIO pad is configured as an output, GPIO assigned to power-up sequence							
GPIO_STS		Status of the GPIO pad Status of the GPIO pad							
GPIO_SET	O Value set to logic 1'b0 on the GPIO output when configured in output mode Value set to logic 1'b1 on the GPIO output when configured in output mode								

⁽¹⁾ Register reset on Power On Reset (POR)



6.26.2.4.35 GPIO3 (43h)

Table 6-80. GPIO3⁽¹⁾; Register Address: 43h

7	6	5	4	3	2	1	0				
GPIO_SLEEP	GPIO_SEL	GPIO_ODEN									
0	0	0	0	0	0	х	0				
0	0	0	0 0 0 x 0								
0	0	0	0 0 0 0 1 0								
0	0	0	0 0 0 0 1 0								
OTP	OTP	OTP	OTP	OTP	OTP	-	OTP				
R/W	R/W	R/W	R/W	R/W	R/W	R	R/W				
GPIO_SLEEP			No impact, keep as in active mode When in SLEEP and GPIO in output mode, force output low								
GPIO_SEL				hen configured as o en configured as out							
GPIO_ODEN		Push-pull output Open drain output		ed to power-up sequ	ence						
GPIO_DEB			uncing time is 94us uncing time is 156us	1							
GPIO_PDEN			wn control - pulldowr wn control - pulldowr								
GPIO_CFG			Configuration of the GPIO pad direction - the pad is configured as an input The GPIO pad is configured as an output, GPIO assigned to power-up sequence								
GPIO_STS		Status of the GPIO pad Status of the GPIO pad									
GPIO_SET				utput when configure							

⁽¹⁾ Register reset on Power On Reset (POR)



6.26.2.4.36 GPIO4 (44h)

Table 6-81. GPIO4⁽¹⁾; Register Address: 44h

7	6	5	4	3	2	1	0				
GPIO_SLEEP	GPIO_SEL	GPIO_ODEN									
0	0	0	0	0	0	х	0				
0	0	0	0 0 0 x 0								
0	0	0	0 0 0 0 1 0								
0	0	0	0 0 0 0 1 0								
OTP	OTP	OTP	OTP	OTP	OTP	-	OTP				
R/W	R/W	R/W	R/W	R/W	R/W	R	R/W				
GPIO_SLEEP			No impact, keep as in active mode When in SLEEP and GPIO in output mode, force output low								
GPIO_SEL				hen configured as o en configured as out							
GPIO_ODEN		Push-pull output Open drain output		ed to power-up sequ	ence						
GPIO_DEB			uncing time is 94 μs uncing time is 156 μ								
GPIO_PDEN			wn control - pulldowr wn control - pulldowr								
GPIO_CFG			O Configuration of the GPIO pad direction - the pad is configured as an input The GPIO pad is configured as an output, GPIO assigned to power-up sequence								
GPIO_STS		Status of the GPIO pad Status of the GPIO pad									
GPIO_SET				utput when configure							

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.37 GPIO5 (45h)

Table 6-82. GPIO5⁽¹⁾; Register Address: 45h

7	6	5	4	3	2	1	0				
GPIO_SLEEP	GPIO_SEL	GPIO_ODEN									
0	0	0	0	0	0	х	0				
0	0	0	0 0 0 0 x 0								
0	0	0	0 0 0 0 1 0								
0	0	0	0 0 0 0 1 0								
OTP	OTP	OTP	OTP	OTP	OTP	-	OTP				
R/W	R/W	R/W	R/W	R/W	R/W	R	R/W				
GPIO_SLEEP			No impact, keep as in active mode When in SLEEP and GPIO in output mode, force output low								
GPIO_SEL				hen configured as o							
GPIO_ODEN		Push-pull output Open drain output		ed to power-up sequ	ence						
GPIO_DEB			uncing time is 94 μs uncing time is 156 μ								
GPIO_PDEN			wn control - pulldowr wn control - pulldowr								
GPIO_CFG			O Configuration of the GPIO pad direction - the pad is configured as an input The GPIO pad is configured as an output, GPIO assigned to power-up sequence								
GPIO_STS		Status of the GPIO pad Status of the GPIO pad									
GPIO_SET				utput when configure							

⁽¹⁾ Register reset on Power On Reset (POR)



6.26.2.4.38 VMON (46h)

Table 6-83. VMON⁽¹⁾; Register Address: 46h

7	6	5	4	3	2	1	0			
RSVD	VMON_DELAY[1]	VMON_DELAY[0]	VSUP_MASK	RSVD	VSUP_OUT	VMON_SEL[1]	VMON_SEL[0]			
0	1	0	1	0	х	0	1			
0	1	0	1	0	x	0	1			
0	1	0	0 1 0 x 0 0							
0	1	0	1	0	x	1	1			
	OTP	OTP	OTP OTP OTP							
R	R/W	R/W	R/W	R	R	R/W	R/W			
RSVD		Unused bit read ret	Jnused bit read returns 0							
VMON_DELAY[1:0]	generated before V 00 no falling edge c 01 50 µs falling edg 10 100 µs falling ed 11 250 µs falling ed	SUP_OUT goes low lelay e delay ge delay		Itage on the VMON_	IN pin to allow an in	terrupt to be			
VSUP_MASK				ot used as a switch- sed as a switch-off e						
VSUP_OUT		status output of the voltage monitor: 0 The voltage at pin VCCS_VIN_MON is below the VMON threshold 1 The voltage at pin VCCS_VIN_MON is above the VMON threshold								
VMON_SEL[1:0]		Dattery voltage com 00 VMON threshold 01 VMON threshold 10 VMON threshold 11 VMON threshold	is 3.1 V (rising volta is 2.9 V (rising volta is 2.8 V (rising volta	age) age)						

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.39 LEDA_CTRL1 (47h)

Table 6-84. LEDA_CTRL1⁽¹⁾; Register Address: 47h

7	6	5	4	3	2	1	0		
RSVD	RSVD	LEDA_RAMP_ENABLE	RSVD	LEDA_CURRENT[3]	LEDA_CURRENT[2]	LEDA_CURRENT[1]	LEDA_CURRENT[0]		
0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0		
R	R	R/W	R	R/W	R/W	R/W	R/W		
RSVD		Unused bit read returns 0							
LEDA_RAMP_EN	ABLE	0 no ramp 1 ramp enabled							
LEDA_CURRENT	[3:0]	LEDA dc current. See Tab	ole 6-111						

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.40 LEDA_CTRL2 (48h)

Table 6-85. LEDA_CTRL2⁽¹⁾; Register Address: 48h

7	6	5	4	3	2	1	0	
RSVD	LEDA_T1[6]	LEDA_T1[5]	LEDA_T1[4]	LEDA_T1[3]	LEDA_T1[2]	LEDA_T1[1]	LEDA_T1[0]	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
RSVD		Unused bit read ret	urns 0					
LEDA_T1[6:0]		LEDA T1 sequence length = LEDA_T1[6:0] x 64 ms 0000000 = 0 x 64 ms 1111111 = 127 x 64 ms						

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.41 LEDA_CTRL3 (49h)

Table 6-86. LEDA_CTRL3⁽¹⁾; Register Address: 49h

7	6	5	4	3	2	1	0	
RSVD	LEDA_T2[6]	LEDA_T2[5]	LEDA_T2[4]	LEDA_T2[3]	LEDA_T2[2]	LEDA_T2[1]	LEDA_T2[0]	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
RSVD		Unused bit read ret	urns 0					
LEDA_T2[6:0]		LEDA T2 sequence length = LEDA_T2[6:0] x 64 ms 0000000 = 0 x 64 ms 1111111 = 127 x 64 ms						

(1) Register reset on Power On Reset (POR)



6.26.2.4.42 LEDA_CTRL4 (4Ah)

Table 6-87. LEDA_CTRL4⁽¹⁾; Register Address: 4Ah

7	6	5	4	3	2	1	0		
RSVD	LEDA_T3[6]	LEDA_T3[5]	LEDA_T3[4]	LEDA_T3[3]	LEDA_T3[2]	LEDA_T3[1]	LEDA_T3[0]		
0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0		
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
RSVD		Unused bit read ret	urns 0						
LEDA_T3[6:0]		LEDA T3 sequence length = LEDA_T3[6:0] x 64 ms 0000000 = 0 x 64 ms 11111111 = 127 x 64 ms							

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.43 LEDA_CTRL5 (4Bh)

Table 6-88. LEDA_CTRL5⁽¹⁾; Register Address: 4Bh

7	6	5	4	3	2	1	0
RSVD	LEDA_T4[6]	LEDA_T4[5]	LEDA_T4[4]	LEDA_T4[3]	LEDA_T4[2]	LEDA_T4[1]	LEDA_T4[0]
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
RSVD		Unused bit read ret	urns 0				
LEDA_T4[6:0]	LEDA T4 sequence length = LEDA_T4[6:0] x 64 ms [74[6:0] 0000000 = 0 x 64 ms 1111111 = 127 x 64 ms						

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.44 LEDA_CTRL6 (4Ch)

Table 6-89. LEDA_CTRL6⁽¹⁾; Register Address: 4Ch

7	6	5	4	3	2	1	0	
RSVD	LEDA_TP[6]	LEDA_TP[5]	LEDA_TP[4]	LEDA_TP[3]	LEDA_TP[2]	LEDA_TP[1]	LEDA_TP[0]	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
RSVD		Unused bit read ret	urns 0					
LEDA_TP[6:0]		LEDA TP sequence length = LEDA_TP[6:0] x 64 ms 0000000 = 0 x 64 ms 1111111 = 127 x 64 ms						

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.45 LEDA_CTRL7 (4Dh)

Table 6-90. LEDA_CTRL7⁽¹⁾; Register Address: 4Dh

7	6	5	4	3	2	1	0		
RSVD	RSVD	RSVD	LEDA_PWM[4]	LEDA_PWM[3]	LEDA_PWM[2]	LEDA_PWM[1]	LEDA_PWM[0]		
0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0		
R	R	R	R/W	R/W	R/W	R/W	R/W		
RSVD		Unused bit read ret	urns 0						
LEDA_PWM[6:0]	LEDA_ON duty-cycle: ([LEDA_PWM] +1) × 1 / 32 x 8 ms period 00000 = 1 / 2 x 8 ms (LEDA_ON is high for 250 μs, low for 7.75 ms) 11111 = 32 / 32 x 8 ms (LEDA_ON is always high)								

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.46 LEDA_CTRL8 (4Eh)

Table 6-91. LEDA_CTRL8⁽¹⁾; Register Address: 4Eh

7	6	5	4	3	2	1	0
RSVD	RSVD	RSVD	LEDA_ON_TIME[4]	LEDA_ON_TIME[3]	LEDA_ON_TIME[2]	LEDA_ON_TIME[1]	LEDA_ON_TIME[0]
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
R	R	R	R/W	R/W	R/W	R/W	R/W
RSVD		Unused bit read returns	s 0				
LEDA ON-TIME: LEDA_ON_TME[4:0] x 64 ms LEDA_ON_TIME[4:0] 00000 = 0 x 64 ms 11111 = 31 x 64 ms							

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.47 LEDB_CTRL1 (4Fh)

Table 6-92. LEDB_CTRL1⁽¹⁾; Register Address: 4Fh

7	6	5	4	3	2	1	0	
RSVD	RSVD	LEDB_RAMP_ ENABLE	RSVD	LEDB_CURRENT[3]	LEDB_CURRENT[2]	LEDB_CURRENT[1]	LEDB_CURRENT[0]	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
R	R	R/W	R	R/W	R/W	R/W	R/W	
RSVD		Unused bit read returns	s 0					
LEDB_RAMP_ENABLE		0 no ramp 1 ramp enabled						
LEDBA_CURRENT[3:0]	LEDB dc current. See Table 6-111						

(1) Register reset on Power On Reset (POR)



6.26.2.4.48 LEDB_CTRL2 (50h)

Table 6-93. LEDB_CTRL2⁽¹⁾; Register Address: 50h

7	6	5	4	3	2	1	0	
RSVD	LEDB_T1[6]	LEDB_T1[5]	LEDB_T1[4]	LEDB_T1[3]	LEDB_T1[2]	LEDB_T1[1]	LEDB_T1[0]	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
RSVD		Unused bit read ret	urns 0					
LEDB_T1[6:0]		LEDB T1 sequence length = LEDB_T1[6:0] x 64 ms 0000000 = 0 x 64 ms 1111111 = 127 x 64 ms						

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.49 LEDB_CTRL3 (51h)

Table 6-94. LEDB_CTRL3⁽¹⁾; Register Address: 51h

7	6	5	4	3	2	1	0
RSVD	LEDB_T2[6]	LEDB_T2[5]	LEDB_T2[4]	LEDB_T2[3]	LEDB_T2[2]	LEDB_T2[1]	LEDB_T2[0]
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
RSVD		Unused bit read ret	turns 0				
LEDB_T2[6:0]		LEDB T2 sequence length = LEDB_T2[6:0] x 64 ms 0000000 = 0 x 64 ms 1111111 = 127 x 64 ms					

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.50 LEDB_CTRL4 (52h)

Table 6-95. LEDB_CTRL4⁽¹⁾; Register Address: 52h

7	6	5	4	3	2	1	0	
RSVD	LEDB_T3[6]	LEDB_T3[5]	LEDB_T3[4]	LEDB_T3[3]	LEDB_T3[2]	LEDB_T3[1]	LEDB_T3[0]	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
RSVD		Unused bit read returns 0						
LEDB_T3[6:0]		LEDB T3 sequence length = LEDB_T3[6:0] x 64 ms 0000000 = 0 x 64 ms 1111111 = 127 x 64 ms						

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.51 LEDB_CTRL5 (53h)

Table 6-96. LEDB_CTRL5⁽¹⁾; Register Address: 53h

7	6	5	4	3	2	1	0		
RSVD	LEDB_T4[6]	LEDB_T4[5]	LEDB_T4[4]	LEDB_T4[3]	LEDB_T4[2]	LEDB_T4[1]	LEDB_T4[0]		
0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0		
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
RSVD		Unused bit read ret	urns 0						
LEDB_T4[6:0]		LEDB T4 sequence length = LEDB_T4[6:0] x 64 ms 0000000 = 0 x 64 ms 1111111 = 127 x 64 ms							

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.52 LEDB_CTRL6 (54h)

Table 6-97. LEDB_CTRL6⁽¹⁾; Register Address: 54h

7	6	5	4	3	2	1	0		
RSVD	LEDB_TP[6]	LEDB_TP[5]	LEDB_TP[4]	LEDB_TP[3]	LEDB_TP[2]	LEDB_TP[1]	LEDB_TP[0]		
0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0		
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
RSVD		Unused bit read ret	turns 0						
LEDB_TP[6:0]		LEDB TP sequence length = LEDB_TP[6:0] x 64ms 0000000 = 0 x 64 ms 1111111 = 127 x 64 ms							

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.53 LEDB_CTRL7 (55h)

Table 6-98. LEDB_CTRL7⁽¹⁾; Register Address: 55h

7	6	5	4	3	2	1	0	
RSVD	RSVD	RSVD	LEDB_PWM[4]	LEDB_PWM[3]	LEDB_PWM[2]	LEDB_PWM[1]	LEDB_PWM[0]	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
R	R	R	R/W	R/W	R/W	R/W	R/W	
RSVD		Unused bit read ret	urns 0					
LEDB_PWM[6:0]		LEDB_ON duty-cycle: ([LEDB_PWM] +1) x 1 / 32 x 8 ms period 00000 = 1 / 32 x 8 ms (LEDB_ON is high for 250 μs, low for 7.75 ms) 11111 = 32 / 32 x 8 ms (LEDB_ON is always high)						

⁽¹⁾ Register reset on Power On Reset (POR)



6.26.2.4.54 LEDB_CTRL8 (56h)

Table 6-99. LEDB_CTRL8⁽¹⁾; Register Address: 56h

7	6	5	4	3	2	1	0	
RSVD	RSVD	RSVD	LEDB_ON_TIME[4]	LEDB_ON_TIME[3]	LEDB_ON_TIME[2]	LEDB_ON_TIME[1]	LEDB_ON_TIME[0]	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
R	R	R	R/W	R/W	R/W	R/W	R/W	
RSVD		Unused bit read returns	0					
LEDB_ON_TIME[4:0]		LEDB ON-TIME: LEDB_ON_TME[4:0] x 64 ms 00000 = 0 x 64 ms 11111 = 31 x 64 ms						

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.55 LEDC_CTRL1 (57h)

Table 6-100. LEDC_CTRL1⁽¹⁾ ; Register Address: 57h

7	6	5	4	3	2	1	0
RSVD	RSVD	LEDC_RAMP_ ENABLE	RSVD	LEDC_CURRENT[3]	LEDC_CURRENT[2]	LEDC_CURRENT[1]	LEDC_CURRENT[0]
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
R	R	R/W	R	R/W	R/W	R/W	R/W
RSVD		Unused bit read returns	s 0				
LEDC_RAMP_ENABLE	=	0 no ramp 1 ramp enabled					
LEDCA_CURRENT[3:0)]	LEDC dc current. See Table 6-111					

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.56 LEDC_CTRL2 (58h)

Table 6-101. LEDC_CTRL2⁽¹⁾; Register Address: 58h

7	6	5	4	3	2	1	0		
RSVD	LEDC_T1[6]	LEDC_T1[5]	LEDC_T1[4]	LEDC_T1[3]	LEDC_T1[2]	LEDC_T1[1]	LEDC_T1[0]		
0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0		
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
RSVD		Unused bit read returns 0							
LEDC_T1[6:0]		LEDC T1 sequence length = LEDC_T1[6:0] x 64 ms 0000000 = 0 x 64 ms 1111111 = 127 x 64 ms							

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.57 LEDC_CTRL3 (59h)

Table 6-102. LEDC_CTRL3⁽¹⁾; Register Address: 59h

7	6	5	4	3	2	1	0		
RSVD	LEDC_T2[6]	LEDC_T2[5]	LEDC_T2[4]	LEDC_T2[3]	LEDC_T2[2]	LEDC_T2[1]	LEDC_T2[0]		
0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0		
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
RSVD		Unused bit read ret	urns 0						
LEDC_T2[6:0]		LEDC T2 sequence length = LEDC_T2[6:0] x 64 ms 0000000 = 0 x 64 ms 1111111 = 127 x 64 ms							

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.58 LED_CTRL4 (5Ah)

Table 6-103. LED_CTRL4⁽¹⁾; Register Address: 5Ah

7	6	5	4	3	2	1	0	
RSVD	LEDC_T3[6]	LEDC_T3[5]	LEDC_T3[4]	LEDC_T3[3]	LEDC_T3[2]	LEDC_T3[1]	LEDC_T3[0]	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
RSVD		Unused bit read ret	urns 0					
LEDC_T3[6:0]		LEDC T3 sequence length = LEDC_T3[6:0] x 64 ms 0000000 = 0 x 64 ms 1111111 = 127 x 64 ms						

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.59 LEDC_CTRL5 (5Bh)

Table 6-104. LEDC_CTRL5⁽¹⁾; Register Address: 5Bh

7	6	5	4	3	2	1	0
RSVD	LEDC_T4[6]	LEDC_T4[5]	LEDC_T4[4]	LEDC_T4[3]	LEDC_T4[2]	LEDC_T4[1]	LEDC_T4[0]
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
RSVD		Unused bit read ret	turns 0				
LEDC_T4[6:0]		LEDC T4 sequence length = LEDC_T4[6:0] x 64 ms 0000000 = 0 x 64 ms 1111111 = 127 x 64 ms					

(1) Register reset on Power On Reset (POR)



6.26.2.4.60 LEDC_CTRL6 (5Ch)

Table 6-105. LEDC_CTRL6⁽¹⁾; Register Address: 5Ch

7	6	5	4	3	2	1	0
RSVD	LEDC_TP[6]	LEDC_TP[5]	LEDC_TP[4]	LEDC_TP[3]	LEDC_TP[2]	LEDC_TP[1]	LEDC_TP[0]
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
RSVD		Unused bit read ret	urns 0				
LEDC_TP[6:0]		LEDC TP sequence length = LEDC_TP[6:0] x 64 ms 0000000 = 0 x 64 ms 1111111 = 127 x 64 ms					

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.61 LEDC_CTRL7 (5Dh)

Table 6-106. LEDC_CTRL7⁽¹⁾; Register Address: 5Dh

7	6	5	4	3	2	1	0
RSVD	RSVD	RSVD	LEDC_PWM[4]	LEDC_PWM[3]	LEDC_PWM[2]	LEDC_PWM[1]	LEDC_PWM[0]
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
R	R	R	R/W	R/W	R/W	R/W	R/W
RSVD	RSVD Unused bit read returns 0						
LEDC_PWM[6:0]		LEDC_ON duty-cycle: ([LEDC_PWM] +1) x 1 / 32 x 8 ms period 00000 = 1 / 32 x 8 ms (LEDC_ON is high for 250 µs, low for 7.75 ms) 11111 = 32 / 32 x 8 ms (LEDC_ON is always high)					

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.62 LEDC_CTRL8 (5Eh)

Table 6-107. LEDC_CTRL8⁽¹⁾ ; Register Address: 5Eh

7	6	5	4	3	2	1	0
RSVD	RSVD	RSVD	LEDC_ON_TIME[4]	LEDC_ON_TIME[3]	LEDC_ON_TIME[2]	LEDC_ON_TIME[1]	LEDC_ON_TIME[0]
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
R	R	R	R/W	R/W	R/W	R/W	R/W
RSVD		Unused bit read returns	s 0				
LEDC_ON_TIME[4:0]		LEDC ON-TIME: LEDC_ON_TME[4:0] x 64 ms 00000 = 0 x 64 ms 11111 = 31 x 64 ms					

⁽¹⁾ Register reset on Power On Reset (POR)

www.ti.com

6.26.2.4.63 LED_RAMP_UP_TIME (5Fh)

Table 6-108. LED_RAMP_UP_TIME⁽¹⁾; Register Address: 5Fh

7	6	5	4	3	2	1	0
RSVD	RSVD	RSVD	LED_RAMP_UP[4]	LED_RAMP_UP[3]	LED_RAMP_UP[2]	LED_RAMP_UP[1]	LED_RAMP_UP[0]
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
R	R	R	R/W	R/W	R/W	R/W	R/W
RSVD		Unused bit read returns	0				
LED_RAMP_UP[4:0]		LED ramp up time for LEDA, LEDB and LEDC: LED_RAMP_UP[4:0] x 8 ms $00000 = 0 x 8 ms$ $11111 = 31 x 8 ms$					

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.64 LED_RAMP_DOWN_TIME (60h)

Table 6-109. LED_RAMP_DOWN_TIME⁽¹⁾; Register Address: 60h

7	6	5	4	3	2	1	0
RSVD	RSVD	RSVD	LED_RAMP_ DOWN[4]	LED_RAMP_ DOWN[3]	LED_RAMP_ DOWN[2]	LED_RAMP_ DOWN[1]	LED_RAMP_ DOWN[0]
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
R	R	R	R/W	R/W	R/W	R/W	R/W
RSVD		Unused bit read ret	urns 0				
LED_RAMP_DOW	N[4:0]	LED ramp down time for LEDA, LEDB and LEDC: LED_RAMP_DOWN[4:0] x 8 ms 00000 = 0 x 8 ms 11111 = 31 x 8 ms				ms	

⁽¹⁾ Register reset on Power On Reset (POR)

Submit Documentation Feedback
Product Folder Links: TPS659121 TPS659122



6.26.2.4.65 LED_SEQ_EN (61h)

Table 6-110. LED_SEQ_EN⁽¹⁾ ; Register Address: 61h

7	6	5	4	3	2	1	0	
RSVD	LEDA_EN	LEDB_EN	LEDC_EN	RSVD	LEDA_SEQ_EN	LEDB_SEQ_EN	LEDC_SEQ_EN	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
R	R/W	R/W	R/W	R	R/W	R/W	R/W	
RSVD		Unused bit read ret	Unused bit read returns 0					
LEDA_EN		LEDA is disabled LEDA is enabled						
LEDB_EN		LEDB is disabled LEDB is enabled						
LEDC_EN		LEDC is disabled LEDC is enabled						
LEDA_SEQ_EN		LEDA sequencer is disabled LEDA sequencer is enabled						
LEDB_SEQ_EN		LEDB sequencer is disabled LEDB sequencer is enabled						
LEDC_SEQ_EN		LEDC sequencer is disabled LEDC sequencer is enabled						

⁽¹⁾ Register reset on Power On Reset (POR)

6.26.2.4.66 LEDx DC Current

Table 6-111. LEDx DC Current

LEDx_CURRENT[3:0]	LED CURRENT / mA
0000	2
0001	4
0010	6
0011	8
0100	10
0101	12
0110	14
0111	16
1000	18
1001	20
1010 to 1111	20

6.26.2.4.67 LOADSWITCH (62h)

Table 6-112. LOADSWITCH⁽¹⁾; Register Address: 62h

7	6	5	4	3	2	1	0
RSVD	RSVD	RSVD	RSVD	ILIM[1]	ILIM[0]	ENABLE[1]	ENABLE[0]
0	0	0	0	0	1	х	х
0	0	0	0	0	1	х	х
0	0	0	0	1	0	x	х
0	0	0	0	1	1	х	х
				OTP	OTP	pin EN_LS1	pin EN_LS0
R	R	R	R	R/W	R/W	R/W	R/W
RSVD		Unused bit read returns 0					
ENABLE[1,0]		 00: load switch is OFF 01: load switch is forced ON 10: load switch in bypass switch operation: It is automatically enabled by comparators in DCDC4; forced PWM mode of DCDC4 is blocked and the bypass switch is disabled (ENABLE[1,0] is set = "00") if the voltage on pin VDCDC4 exceeds typically 4.18 V 11: load switch in bypass switch operation: Switch is forced ON; forced PWM mode of DCDC4 is blocked and the bypass switch is disabled (ENABLE[1,0] is set = "00") if the voltage on pin VDCDC4 exceeds typically 4.18 V 					
ILIM[1,0]		 00: current limit is 100mA maximum 01: current limit is 500 mA maximum 10: current limit is 750 mA ±10% 11: current limit is 2.5 A ±20% 					

⁽¹⁾ Register reset on Power On Reset (POR)

Submit Documentation Feedback
Product Folder Links: TPS659121 TPS659122



6.26.2.4.68 SPARE (63h)

Table 6-113. SPARE⁽¹⁾; Register Address: 63h⁽²⁾ (3)

7	6	5	4	3	2	1	0	
SPARE	SPARE	SPARE	SPARE	9MHZ OSC OFF	DCDC4_ SEL DELAY	DCDC4_ IMMEDIATE	CLK32k_ OD_EN	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
OTP	OTP	OTP	OTP	OTP	OTP	OTP	OTP	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
SPARE		Unused bit read returns 0						
CLK32k_OD_EN		32K clock output is configured as a push-pull output to VDDIO 32K clock output is configured as an open drain output						
DCDC4_IMMEDIATE		DCDC4_CTRL:T	STEP[2:0]	DC4_OP or DCDC4_ DC4_OP or DCDC4_				
DCDC4_SEL DELAY				or a falling output volta option is only availat		evisions)		
9 MHz OSC OFF		0 9 MHz oscillator continuously enabled in ON state - available for Rev 1.4 and higher; please leave this bit at 0 on all versions other than TPS659121 1 9 MHz oscillator is disabled based on PWR_REQ and CLK_REQ1 pins as listed below: PWR_REQ=0, CLK_REQ1=0 oscillator OFF PWR_REQ=0, CLK_REQ1=1 oscillator ON PWR_REQ=1, CLK_REQ1=0 oscillator ON PWR_REQ=1, CLK_REQ1=1 oscillator ON						

- Register reset on Power On Reset (POR)
 Register Bits B0 and B1 defined in the SPARE register are new functions available in Rev 1.1 of silicon from July 2011
 Register Bits B2 and B3 defined in the SPARE register are new functions available in Rev 1.4 of silicon from May 2012

6.26.2.4.69 VERNUM (64h)

Table 6-114. VERNUM⁽¹⁾; Register Address: 64h

7	6	5	4	3	2	1	0
VERNUM	VERNUM	VERNUM	VERNUM	VERNUM	VERNUM	VERNUM	VERNUM
0	0	0	0	0	1	0	1
0	0	0	1	0	1	0	1
0	0	0	0	0	0	1	1
0	0	0	0	0	0	1	1
OTP	OTP	OTP	OTP	OTP	OTP	OTP	OTP
R	R	R	R	R	R	R	R
VERNUM	Value depending on silicon revision 0x00 - Revision 1.0 0x01 - Revision 1.1 VERNUM 0x02 - Revision 1.2 0x03 - Revision 1.3 0x04 - Revision 1.4 0x05 - Revision 1.5						

(1) Register reset on Power On Reset (POR)

7 Applications, Implementation, and Layout

7.1 DC-DC Converters

7.1.1 Output Filter Design (Inductor and Output Capacitor)

7.1.1.1 Inductor Selection

The step-down converters are designed to operate with small external components such as 1-µH output inductors. The values given under the recommended operating conditions include tolerances and saturation effects and must not be violated for stable operation. The selected inductor must be rated for its DC resistance and saturation current. The DC resistance of the inductance will influence directly the efficiency of the converter. Therefore an inductor with lowest DC resistance should be selected for highest efficiency.

Equation 2 can be used to calculate the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 2. This is recommended because during heavy load transient the inductor current will rise above the calculated value.

$$\Delta I_{L} = Vout \times \frac{1 - \frac{Vout}{Vin}}{L \times f}$$
 (2)

$$I_{Lmax} = I_{outmax} + \frac{\Delta I_{L}}{2}$$
(3)

With

f = Switching frequency

L = Inductor value

 ΔI_L = Peak-to-peak inductor ripple current

I_{Lmax} = Maximum inductor current

The highest inductor current will occur at maximum V_{in}.

Open core inductors have a soft saturation characteristic and they can usually handle higher inductor currents versus a comparable shielded inductor.

A more conservative approach is to select the inductor current rating just for the maximum switch current of the corresponding converter. It must be considered, that the core material from inductor to inductor differs and will have an impact on the efficiency especially at high switching frequencies.

Refer to Table 7-1 and the typical applications for possible inductors.

Table 7-1. Tested Inductors

INDUCTOR TYPE	NOMINAL INDUCTANCE	SUPPLIER
DFE252012	1 μΗ	Toko
DFE322510	1 μΗ	Toko
DFE322512	1 μΗ	Toko
VLS201612ET-1R0	1 µH	TDK
SPM3012T-1R0	1 μH	TDK

134



7.1.1.2 Output Capacitor Selection

The control scheme of the DC-DC converters allow the use of small ceramic capacitors with a typical value as given in the recommended operating conditions, without having large output voltage under and overshoots during heavy load transients. Ceramic capacitors having low ESR values result in lowest output voltage ripple and are therefore recommended.

If ceramic output capacitors are used, the capacitor RMS ripple current rating will always meet the application requirements. Just for completeness the RMS ripple current is calculated as shown in Equation 4.

$$I_{\text{RMSCout}} = \text{Vout} \times \frac{1 - \frac{\text{Vout}}{\text{Vin}}}{\text{L} \times f} \times \frac{1}{2 \times \sqrt{3}}$$
 (4)

At nominal load current, the inductive converters operate in PWM mode and the overall output-voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor. See Equation 5.

$$\Delta Vout = Vout \times \frac{1 - \frac{Vout}{Vin}}{L \times f} \times \left(\frac{1}{8 \times Cout \times f} + ESR \right)$$
 (5)

Where the highest output voltage ripple occurs at the highest input voltage, Vin.

At light load currents, the converters operate in Power Save Mode and the output voltage ripple is dependent on the value of the output capacitor. The output voltage ripple is set by the internal comparator delay and the external capacitor. The typical output voltage ripple is less than 1% of the nominal output voltage.

7.1.1.3 Input Capacitor Selection / Input Voltage

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high input-voltage spikes. The converters need a ceramic input capacitor of 10 µF. The input capacitor can be increased without any limit for better input voltage filtering. Ceramic capacitors suffer from the so-called *dc bias effect*. A dc voltage applied at a ceramic capacitor will change the effective capacitance to a value lower than the nominal value. Curves about that behavior are available at the capacitor manufacturers and need to be considered when using the capacitors in applications where a dc voltage is applied and a minimum capacitance must be maintained for proper functionality of the circuit. The values given in the *Recommended operating Conditions* for TPS65912x are for the capacitance. The actual capacitor used may have a larger nominal value that drops with the voltage applied to what is recommended. The capacitance drop depends on the voltage applied, so for a higher voltage; for example, the output voltage of a DC-DC converter or LDO, this must be considered when choosing a proper capacitor.

The input voltage for the step-down converters must be connected to pin VINDCDC1, VINDCDC2, VINDCDC3 and VINDCDC4. These pins need to be tied together with VIN_DCDC_ANA to the power source. VCC must be tied to the highest voltage in the system. If the load switch is used as switch on the output, VCC must be tied to the input voltage of VINDCDx and VIN_DCDC_ANA. If the load switch is used as a current limited switch on the input, VCC must be connected to pin LSI while LSO is connected to VINDCDCx and VINDCDC_ANA. The four step-down converters must not be supplied from different input voltages.

7.1.1.4 Output Capacitor Table

The DC-DC converters are designed for an output capacitance as listed under the *Recommended Operating Conditions*. A ceramic capacitor, such as X5R or X7R type, is required at the output. Table 7-2 lists capacitors used for TPS65912x.

Table 7-2. Possible Capacitors	Table	7-2.	Possible	Capa	acitors
--------------------------------	-------	------	----------	------	---------

Value	Size	Vendor	Material and Rating
47 µF / 6.3 V	0805	Murata GRM21BR60J476ME15	Ceramic X5R
22 μF / 6.3 V	0805	Murata GRM21BR60J226M	Ceramic X5R
10 μF / 10 V	0603	Murata GRM188R61A106ME69	Ceramic X5R
4.7 μF / 6.3 V	0603	Murata GRM188R60J475KE19	Ceramic X5R
4.7 μF / 6.3 V	0402	Murata GRM155R60J475ME87	Ceramic X5R

7.1.1.5 Voltage Change on DCDC1 to DCDC4

The output voltage of the DC-DC converters can be changed during operation by either the digital interfaces or by toggling the DCDCx_SEL pin or by entering SLEEP state if configured such.

7.2 Layout Considerations

As for all switching power supplies, the layout is an important step in the design. Proper function of the device demands careful attention to PCB layout. Care must be taken in board layout to get the specified performance. If the layout is not carefully done, the regulators may show poor line and/or load regulation and stability issues, as well as EMI problems. It is critical to provide a low-impedance ground path. Therefore, use wide and short traces for the main current paths. The input capacitors must be placed as close as possible to the IC pins as well as the inductor and output capacitor.

Keep the common path to the GND pins, which returns the small signal components, and the high current of the output capacitors as short as possible to avoid ground noise. The VDCDCx trace should be connected right to the output capacitor and routed away from noisy components and traces (for example, the L1, L2, L3, and L4 traces).

The most critical connections are:

- PGNDx
- VDCDCx (positive output voltage sense connection)
- VDCDCx_GND (ground-sense connection)
- AGND
- VINDCDCx, VINDCDC ANA, VCC

The PGNDx pins are the ground connections of the power stages, so they will carry high dc- and ac- peak currents. A low impedance connection to the GND-plane is needed, which must be independent from other pins in order not to couple noise into other pins. No other pins must be connected to PGNDx pins.

The VDCDCx pins are the positive-sense connections for the feedback loop. The connection must be made directly to the positive terminal of the pad of the output capacitor. Do not tie the pin to the pad of the output inductor or anywhere in between inductor and capacitor. It is also a good practice to shield the connection by GND traces or a GND-plane.

VDCDCx_GND is a sense connection for GND and is only available for DCDC1 and DCDC4. The connection can either be made to the GND pad of the output capacitor (preferred) or to the GND-plane directly if there is a solid connection of the GND-plane to the output capacitor. The pin must not be connected to the PGNDx pins as this will couple switching noise into the feedback loop.

The AGND (analog ground) pin is the main GND connection for internal analog circuitry. A proper connection must be made to a GND plane directly by a via. AGND and DGND (located next to each other) may be connected and a via each be used to the GND-plane.



VINDCDCx, VINDCD_ANA and VCC are supply-voltage-input terminals and need to be properly bypassed by their input capacitors. The CAPACITANCE needed is given in the Section 5.3. As ceramic capacitors will change their capacitance based on the voltage applied, temperature and age, the influence of these parameters need to be considered when choosing the value of a capacitor. The input capacitors are ideally placed on the same layer as the IC, so the connection can be made short and directly on the same layer with multiple vias used from the GND terminal to the GND-plane.

For details about the layout for TPS659121, TPS659122, see the EVM user's guide, which can be found in the product folder on ti.com.

7.3 5-V USB Host Connections for E450 and E500 Platforms




Figure 7-1. E450 and E500 Connection



8 Device and Documentation Support

8.1 Device Support

8.1.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 8-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
TPS659121	Click here	Click here	Click here	Click here	Click here	
TPS659122	Click here	Click here	Click here	Click here	Click here	

8.1.2 Development Support

TI offers an extensive line of development tools, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules. The tool's support documentation is electronically available within the Code Composer StudioTM Integrated Development Environment (IDE).

The following products support development of the TPS659121, TPS659122 device applications:

Software Development Tools: Code Composer Studio[™] Integrated Development Environment (IDE): including Editor C/C++/Assembly Code Generation, and Debug plus additional development tools Scalable, Real-Time Foundation Software (DSP/BIOS[™]), which provides the basic run-time target software needed to support any TPS659121, TPS659122 device application.

Hardware Development Tools: Extended Development System (XDS™) Emulator

For a complete listing of development-support tools for the TPS659121, TPS659122 platform, visit the Texas Instruments website at www.ti.com. For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

8.1.3 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all microprocessors (MPUs) and support tools. Each device has one of three prefixes: X, P, or null (no prefix) (for example, TPS659121, TPS659122).

Device development evolutionary flow:

- **X** Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.
- P Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.

null Production version of the silicon die that is fully qualified.

X and P devices are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

Production devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.



For orderable part numbers of TPS659121, TPS659122 devices in the YFF package types, see the Package Option Addendum of this document, the TI website (www.ti.com), or contact your TI sales representative.

8.2 Documentation Support

8.2.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

TI Embedded Processors Wiki Texas Instruments Embedded Processors Wiki. Established to help developers get started with Embedded Processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

8.3 Trademarks

Code Composer Studio, DSP/BIOS, XDS, E2E are trademarks of Texas Instruments. NXP is a registered trademark of NXP Semiconductors. All other trademarks are the property of their respective owners.

8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





25-Jan-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS659121YFFR	ACTIVE	DSBGA	YFF	81	1500	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPS659121	Samples
TPS659121YFFT	ACTIVE	DSBGA	YFF	81	250	TBD	Call TI	Call TI	-40 to 85	TPS659121	Samples
TPS659122YFFR	ACTIVE	DSBGA	YFF	81	1500	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPS659122	Samples
TPS659122YFFT	ACTIVE	DSBGA	YFF	81	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPS659122	Samples
TPS659127YFFR	PREVIEW	DSBGA	YFF	81		Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPS659127	
TPS659127YFFT	PREVIEW	DSBGA	YFF	81		Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPS659127	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

25-Jan-2016

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Jan-2016

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS659121YFFR	DSBGA	YFF	81	1500	180.0	12.4	3.79	3.79	0.71	8.0	12.0	Q1
TPS659122YFFR	DSBGA	YFF	81	1500	180.0	12.4	3.79	3.79	0.71	8.0	12.0	Q1
TPS659122YFFT	DSBGA	YFF	81	250	180.0	12.4	3.79	3.79	0.71	8.0	12.0	Q1
TPS659127YFFR	DSBGA	YFF	81	0	180.0	12.4	3.79	3.79	0.71	8.0	12.0	Q1
TPS659127YFFT	DSBGA	YFF	81	0	180.0	12.4	3.79	3.79	0.71	8.0	12.0	Q1

www.ti.com 25-Jan-2016




*All dimensions are nominal

7 til diffictioiono are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS659121YFFR	DSBGA	YFF	81	1500	182.0	182.0	20.0
TPS659122YFFR	DSBGA	YFF	81	1500	182.0	182.0	20.0
TPS659122YFFT	DSBGA	YFF	81	250	182.0	182.0	20.0
TPS659127YFFR	DSBGA	YFF	81	0	182.0	182.0	20.0
TPS659127YFFT	DSBGA	YFF	81	0	182.0	182.0	20.0

YFF (R-XBGA-N81)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity