## **CmOS**

2025

### 1 Introduction

In this file, the main concepts used to build CmOS (C modeled OS) will be detailed. The objective of this report is to complete the content of the comments that can be found in the code.

The goal of this project is to understand and apply the main principles of an OS without having to struggle with time demanding parts such as assembly code, bootloader, drivers and so on. Because it is a simulation of an OS done in C, it suits better to the definition of an hypervisor with a single virtual machine than to the one of an operating system.

## 2 Storage

#### 2.1 Generalities

The storage of CmOS is a file located in bin/disk with a parametric size. To interface with it, src/disk.c gives functions to initialize, write and read it.

### 2.2 File system

The files will be split in pages of 16 bytes. It is a small amount but as the system built is quite small, it is enough.

Because the whole storage is 4kB, there is room for 256 pages. The first 2 pages will be used to store a bitmap (needing 256 bits which corresponds to 32 bytes).

This will be followed by a file allocation table (FAT). Because of the unrealistically small size of the storage, the programs will not be named but will be attributed with a 1 byte identifier. The next byte will be a pointer to the page at which the file starts. In addition to this, each page that compose the FAT will start with twice 0xFF to differentiate it from a program page. This means that the FAT will take 7 programs per used page.

Each page will start with a 1 byte pointer to the next page. This pointer will be set to 0x00 for the last page of the file.

# 3 Programs

#### 3.1 Generalities

For a classic OS, this step would not have been necessary because the programs are written in machine code and that is what is then run by the computer. However, the

choice of building a dedicated simple low-level language has been made such that small programs can run on CmOS.

To begin with it, each instruction will consists of an instruction code followed by up to 3 arguments. The RAM size that was set at the beginning was 256 bytes, which leads to an 8-bit architecture so any pointer can be stored.

#### 3.2 CPU

The CPU will have 16 bytes of registers. This way, a register can be accessed with a 4-bit identifiers. This allows any instruction to only take a maximum of 16 bits of arguments. These 16 bits can be up to 4 registers, 2 registers and an immediate byte value or an immediate 2 bytes value (disk address for example).

RL and RH appears in a non natural order because the 16-bit registers are stored in little-endian (LSB before MSB).

register name	address	size	use		
FLAGS	0x0	8 bits	to be determined		
R1	0x1	8 bits	general purpose register		
R2	0x2	8 bits	general purpose register		
R3	0x3	8 bits	general purpose register		
R4	0x4	8 bits	general purpose register		
R5	0x5	8 bits	general purpose register		
R16	0x6	16 bits	16 bit register for arithmetic		
RL	0x6	8 bits	general purpose register		
RH	0x7	8 bits	general purpose register		
RSI	0x8	16 bits	source pointer		
RDI	0xA	16 bits	destination pointer		
RI	0xC	16 bits	instruction pointer		
RS	0xE	16 bits	stack pointer		

Table 1: CPU registers

CF	ZF	SF	OF	*	*	*	*
Carry Flag	Zero Flag	Sign Flag	Overflow Flag				

Table 2: FLAGS register

A main difference between this simulation and a real OS is that here the OS will not run on the CPU. This means that there is no need for any interruptions as CmOS has full control on the CPU. This is because it is from the OS code that the CPU will be triggered.

#### 3.3 Instruction set

#### 3.3.1 8-bit configuration

In the instruction table, the following convention is followed:

• r\* refers to a register (4 bits)

- $\bullet\,$  imm\* refers to an immediate value
- $\bullet$   $\star$  indicates an unused field
- ullet an italic field indicates an input
- $\bullet\,$  a  $\mathbf{bold}$  field indicates an output

AND $0x00  r1  r2  \star  \mathbf{r3} = r1 \text{ AND}$ $0x01  r1  \mathbf{r2}  imm8$ OR $0x02  r1  r2  imm8$ OR $0x02  r1  r2  \star  \mathbf{r3} = r1 \text{ OR}$ $0x03  r1  \mathbf{r2}  imm8$ NOT $0x04  r1  \mathbf{r2}  \star  \mathbf{r3} = r1 \text{ OR}$ SHL $0x05  r1  r2  \star  \mathbf{r3} = r1$ $0x06  r1  r2  imm8$ SHR $0x07  r1  r2  \star  \mathbf{r3} = r1$ $0x08  r1  r2  imm8$ Ox10 $0x10  r1  r2  imm8$	$\begin{array}{c} imm8 \\ DR \ r2 \\ imm8 \\ DT \ r1 \\ \ll \ r2 \\ imm8 \\ \gg \ r2 \end{array}$
OR $0x01$ $r1$ $r2$ $imm8$ $r3 = r1$ OR $0x02$ $r1$ $r2$ * $r3$ $mm8$ $r2 = r1$ AND $r3 = r1$ OR $0x03$ $r1$ $r2$ $imm8$ $r2 = r1$ OR $r3 = r1$ OR NOT $0x04$ $r1$ $r2$ * $r2$ $r2$ $r3$ • $r3$ $r3$ $r1$ OX $r3$ $r3$ $r3$ $r3$ $r3$ $r4$ $r4$ $r5$ $r5$ $r5$ $r5$ $r5$ $r5$ $r5$ $r5$	$\begin{array}{c} \text{OR } r2\\ \text{imm8}\\ \text{OT } r1\\ \ll r2\\ \text{imm8}\\ \gg r2 \end{array}$
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c c} imm8 \\ OT \ r1 \\ \ll r2 \\ imm8 \\ \gg r2 \end{array} $
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c} \text{OT } r1 \\ \ll r2 \\ \text{imm8} \\ \gg r2 \end{array} $
SHL $0x05$ $r1$ $r2$ $\star$ $r3$ • $r3 = r1$ $0x06$ $r1$ $r2$ $imm8$ • $r2 = r1 \ll$ SHR $0x07$ $r1$ $r2$ $\star$ $r3$ • $r3 = r1$ $0x08$ $r1$ $r2$ $imm8$ • $r2 = r1 \gg$	$ \frac{\ll r2}{imm8} \\ \gg r2 $
SHL $0x06$ $r1$ $r2$ $imm8$ • $r2 = r1 \ll$ SHR $0x07$ $r1$ $r2$ $\star$ $\star$ $\star$ • $\star$ <td><math>\frac{imm8}{\gg r2}</math></td>	$\frac{imm8}{\gg r2}$
SHR $\begin{array}{ c c c c c c c c c c c c c c c c c c c$	<i>&gt;&gt; r2</i>
SHR $0x08$ $r1$ $r2$ $imm8$ $\bullet$ $r2 = r1 \gg$	
	. 0
010109	imm8
ADD $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	+ r2
$0x11  r1  r2  imm8 \qquad \bullet \qquad r2 = r1 + r1 $	imm8
$0x12$ $r1$ $r2$ $\star$ $r3$ $\bullet$ $r3 = r$	1 - r2
SUB $0x13$ $r1$ $r2$ $imm8$ • $r2 = r1$ -	imm8
$0$ x14 $imm8$ $r1$ $\mathbf{r2}$ $\mathbf{r2} = imm6$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$0x16  \star  r1  imm8 \qquad \qquad \mathbf{R16} = r1 \ *$	imm8
IDIV $0x17$ $r1$ $r2$ $\star$ $r2 = R16$	/ /
$  UX18   imm8   \star r1     r1 = R16 //$	
$MOD \qquad 0x19 \qquad r1 \qquad r2 \qquad \star \qquad \qquad r2 = R16 \text{ m}$	
$0x1A    imm8  \star  \mathbf{r1} $ $\mathbf{r1} = R16 \text{ mod}$	imm8
	= r1
MOV $0x21$ $\star$ <b>r1</b> $imm8$ <b>r1</b> =	
$0x22$ $imm16$ $\bullet$ $\mathbf{R16} = in$	
LOAD $0x23 \times r1 \times r1 = *$	· /
STORE $0x25 \times r1 \times *(RDI)$	
REGDUMP $0x27$ $\star$ $\star$ stores all the registers in	
REGFILL $0x28$ $\star$ $\star$ loads $RSI$ in all the reg	
CMP $0x30$ $r1$ $r2$ $\star$ • raises <b>ZF</b> , <b>SF</b> for $(r2)$	- <i>r1</i> )
$0x31  r1  r2  \star \qquad \bullet \qquad \begin{array}{c} \text{raises } \mathbf{Z} \\ r1 \text{ AND } 0b1 \end{array}$	
TEST raises Z	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	imm8
SKIFZ 0x40 * * skip next instru	
11 Z.	F=1
SKIFNZ $0x41$ $\star$ $\star$ if $Z$	F = 0
PRNT $0xF0$ $\star$ $r1$ $\star$ $\bullet$ prints $r1$ characters from	n <i>RSI</i>
HLT $0xFF$ $\star$ $\star$ stops the	CPU

Table 3: 8-bit instruction set

## 3.4 Program syntax

To write code, you start by defining what will be stored in memory by declaring 1 byte at a time using DB. In the middle of DB statements, you can use DREG to instantiate a 16-byte space to dump registers. After defining the memory, you can start writing your code using the instruction set table. Note that there is no punctuation and no way to write comments.

By following this, a program will starts with 2 bytes that indicates where the first instruction is located. It is then followed by a data space and it is finished by the instructions.