



# MIPS Register File




# MIPS Register File

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  USE ieee.std_logic_arith.all;
4
5
6  ENTITY RegFile IS
7      PORT(
8          ReadAddr_1 : IN        std_logic_vector (4 DOWNTO 0);
9          ReadAddr_2 : IN        std_logic_vector (4 DOWNTO 0);
10         RegWrite   : IN        std_logic;
11         WriteAddr  : IN        std_logic_vector (4 DOWNTO 0);
12         WriteData  : IN        std_logic_vector (31 DOWNTO 0);
13         clk        : IN        std_logic;
14         rst        : IN        std_logic;
15         ReadData_1 : OUT        std_logic_vector (31 DOWNTO 0);
16         ReadData_2 : OUT        std_logic_vector (31 DOWNTO 0)
17     );
18 END RegFile ;
19
20
21 ARCHITECTURE struct OF RegFile IS
22
23     -- Architecture declarations
24     type reg_file_mem_type is array(0 to 31) of std_logic_vector(31 downto 0);
25
26     constant zero_register : std_logic_vector(31 downto 0) := (others => '0');
27     constant initial_reg_file : reg_file_mem_type := (others => zero_register);
28
29     -- Internal signal declarations
30     SIGNAL reg_file_mem : reg_file_mem_type;
31
32 BEGIN
33
34     -----
35     process1 : PROCESS (clk, rst)
36     BEGIN
37         -- Asynchronous Reset
38         IF (rst = '1') THEN
39             -- Reset Actions
40             reg_file_mem <= initial_reg_file;
41
42         ELSIF (clk'EVENT AND clk = '1') THEN
43             IF RegWrite = '1' THEN
44                 reg_file_mem(CONV_INTEGER(UNSIGNED(WriteAddr))) <= WriteData;
45             END IF;
46         END IF;
47     END PROCESS process1;
48
49     ReadData_1 <= reg_file_mem(CONV_INTEGER(UNSIGNED(ReadAddr_1)));
50     ReadData_2 <= reg_file_mem(CONV_INTEGER(UNSIGNED(ReadAddr_2)));
51
52 END struct;

```



# MIPS Register File

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  -- Uncomment the following library declaration if using
5  -- arithmetic functions with Signed or Unsigned values
6  --USE ieee.numeric_std.ALL;
7
8  ENTITY regfile_tb IS
9  END regfile_tb;
10
11  ARCHITECTURE behavior OF regfile_tb IS
12
13      -- Component Declaration for the Unit Under Test (UUT)
14
15      COMPONENT RegFile
16      PORT(
17          ReadAddr_1 : IN  std_logic_vector(4 downto 0);
18          ReadAddr_2 : IN  std_logic_vector(4 downto 0);
19          RegWrite    : IN  std_logic;
20          WriteAddr   : IN  std_logic_vector(4 downto 0);
21          WriteData   : IN  std_logic_vector(31 downto 0);
22          clk         : IN  std_logic;
23          rst         : IN  std_logic;
24          ReadData_1  : OUT std_logic_vector(31 downto 0);
25          ReadData_2  : OUT std_logic_vector(31 downto 0);
26      );
27      END COMPONENT;
28
29      --Inputs
30      signal ReadAddr_1 : std_logic_vector(4 downto 0) := (others => '0');
31      signal ReadAddr_2 : std_logic_vector(4 downto 0) := (others => '0');
32      signal RegWrite    : std_logic := '0';
33      signal WriteAddr   : std_logic_vector(4 downto 0) := (others => '0');
34      signal WriteData   : std_logic_vector(31 downto 0) := (others => '0');
35      signal WriteData   : std_logic_vector(31 downto 0) := (others => '0');
36      signal clk         : std_logic := '0';
37      signal rst         : std_logic := '0';
38
39      --Outputs
40      signal ReadData_1 : std_logic_vector(31 downto 0);
41      signal ReadData_2 : std_logic_vector(31 downto 0);
42
43      -- Clock period definitions
44      constant clk_period : time := 10 ns;
45
46  BEGIN
47
48      -- Instantiate the Unit Under Test (UUT)
49      uut: RegFile PORT MAP (
50          ReadAddr_1 => ReadAddr_1,
51          ReadAddr_2 => ReadAddr_2,
52          RegWrite => RegWrite,
53          WriteAddr => WriteAddr,
54          WriteData => WriteData,
55          clk => clk,
56          rst => rst,
57          ReadData_1 => ReadData_1,
58          ReadData_2 => ReadData_2
59      );
60

```

```

61  -- Clock process definitions
62  clk_process :process
63  begin
64      clk <= '0';
65      wait for clk_period/2;
66      clk <= '1';
67      wait for clk_period/2;
68  end process;
69
70
71  -- Stimulus process
72  stim_proc: process
73  begin
74      -- hold reset state for 100 ns.
75      rst <= '1';
76      ReadAddr_1 <= "00000";
77      ReadAddr_2 <= "00000";
78      RegWrite <= '0';
79      WriteAddr <= "00000";
80      WriteData <= "00000000000000000000000000000000";
81      wait for clk_period*10;
82
83      -- insert stimulus here
84      rst <= '0';
85      RegWrite <= '1';
86      WriteAddr <= "00101";
87      WriteData <= "000000000000000000000000000001111";
88      wait for clk_period*3;
89
90      RegWrite <= '1';
91      WriteAddr <= "01100";
92      WriteData <= "000000000000000000000000000001111";
93      wait for clk_period*3;
94
95      ReadAddr_1 <= "00101";
96      ReadAddr_2 <= "01100";
97      RegWrite <= '0';
98      wait for clk_period*3;
99
100      rst <= '1';
101      wait for clk_period*3;
102
103      wait;
104  end process;
105
106  END;

```

# MIPS Register File

