MIPS Reference Data



1

CORE INSTRUCTI	ON SE				OPCODE
NAME MNEMO	NIIC	FOR- MAT			/ FUNCT
NAME, MNEMO Add	add	R	OPERATION (in Verilog) R[rd] = R[rs] + R[rt]	(1)	(Hex) 0 / 20 _{hex}
Add Immediate	addi	I	R[rt] = R[rs] + R[rt] R[rt] = R[rs] + SignExtImm	(1,2)	
Add Imm. Unsigned		I	R[rt] = R[rs] + SignExtImm	(2)	
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt] $R[rd] = R[rs] + R[rt]$	(2)	0 / 21 _{hex}
And	and	R			0 / 24 _{hex}
And Immediate		I	R[rd] = R[rs] & R[rt]	(2)	
And miniediate	andi	1	R[rt] = R[rs] & ZeroExtImm if(R[rs] == R[rt])	(3)	c_{hex}
Branch On Equal	beq	Ι	PC=PC+4+BranchAddr	(4)	4 _{hex}
Branch On Not Equal	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 _{hex}
Jump	j	J	PC=JumpAddr	(5)	2_{hex}
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	11071
Jump Register	jr	R	PC=R[rs]		0 / 08 _{hex}
Load Byte Unsigned	lbu	I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	24 _{hex}
Load Halfword Unsigned	lhu	I	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	25 _{hex}
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	(2,7)	30_{hex}
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		f_{hex}
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	23 _{hex}
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		0 / 27 _{hex}
Or	or	R	R[rd] = R[rs] R[rt]		0 / 25 _{hex}
Or Immediate	ori	I	R[rt] = R[rs] ZeroExtImm	(3)	
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0 / 2a _{hex}
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)? 1	: 0 (2)	a _{hex}
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) ? 1 : 0	(2,6)	b_{hex}
Set Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0 / 2b _{hex}
Shift Left Logical	sll	R	$R[rd] = R[rt] \ll shamt$		0 / 00 _{hex}
Shift Right Logical	srl	R	R[rd] = R[rt] >> shamt		0 / 02 _{hex}
Store Byte	sb	Ι	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	28 _{hex}
Store Conditional	sc	I	M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic) ? 1 : 0	(2,7)	38 _{hex}
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2,7)	29 _{hex}
Store Word	SW	Ι	M[R[rs]+SignExtImm] = R[rt]	(2)	
Subtract	sub	R	R[rd] = R[rs] - R[rt]		0 / 22 _{hex}
Subtract Unsigned	subu	R		(1)	$0/22_{\text{hex}}$
Subtract Unsigned subu R R[rd] = R[rs] - R[rt] 0 / 23 _{hex} (1) May cause overflow exception (2) SignExtImm = { 16{immediate[15]}, immediate } (3) ZeroExtImm = { 16{1b'0}, immediate } (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 } (5) JumpAddr = { PC+4[31:28], address, 2'b0 } (6) Operands considered unsigned numbers (vs. 2's comp.) (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomi					
BASIC INSTRUCTI				, ,	

BASIC INSTRUCTION FORMATS

R	opcode	rs	$) \mid ($	rt)	rd	shamt	funct
	31 26	25	21 20	16	15 11	10 6	5 0
I	opcode	rs		rt		immediate	ė
	31 26	25	21 20	16	15		0
J	opcode				address		
	31 26	25					

ARITHMETIC CORE INSTRUCTION SET

			O	FMT/FT
		FOR-		/ FUNCT
NAME, MNEMO		MAT	OPERATION	(Hex)
Branch On FP True	bc1t	FI	$if(FPcond)PC=PC+4+BranchAddr\ (4)$	11/8/1/
Branch On FP False	bc1f	FI	$if(!FPcond)PC =\!PC +\! 4 + BranchAddr(4)\\$	11/8/0/
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//-1a
Divide Unsigned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)	0///1b
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add	add.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} +$	11/11//0
Double			${F[ft],F[ft+1]}$	
FP Compare Single	C.X.S*	FR	FPcond = (F[fs] op F[ft]) ? 1 : 0	11/10// <i>y</i>
FP Compare	c.x.d*	FR	$FPcond = (\{F[fs], F[fs+1]\} op$	11/11//y
Double	`		{F[ft],F[ft+1]})?1:0	11/11/ //
			==, <, or <=) (y is 32, 3c, or 3e)	11/10/ /2
FP Divide Single FP Divide	div.s	ГK	F[fd] = F[fs] / F[ft] $F[fd] = F[fs] + H$	11/10//3
Double	div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} / {F[ft],F[ft+1]}$	11/11//3
FP Multiply Single	m11 a	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply			{F[fd],F[fd+1]} = {F[fs],F[fs+1]} *	11/10//2
Double	mul.d	FR	{F[ft],F[ft+1]}	11/11//2
FP Subtract Single	sub.s	FR	F[fd]=F[fs] - F[ft]	11/10//1
FP Subtract	sub.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} -$	11/11//1
Double	sub.a	ТК	{F[ft],F[ft+1]}	11/11//1
Load FP Single	lwc1	I	$F[rt]=M[R[rs]+SignExtImm] \qquad \qquad (2)$	31//
Load FP	ldc1	I	F[rt]=M[R[rs]+SignExtImm]; (2)	35//
Double	1001		F[rt+1]=M[R[rs]+SignExtImm+4]	
Move From Hi	mfhi	R	R[rd] = Hi	0 ///10
Move From Lo	mflo	R	R[rd] = Lo	0 //-12
Move From Control	mfc0	R	R[rd] = CR[rs]	10 /0//0
Multiply	mult	R	$\{Hi,Lo\} = R[rs] * R[rt]$	0//-18
Multiply Unsigned	multu	R	$\{Hi,Lo\} = R[rs] * R[rt] $ (6)	
Shift Right Arith.	sra	R	R[rd] = R[rt] >>> shamt	0//-3
Store FP Single	swc1	Ι	M[R[rs]+SignExtImm] = F[rt] (2)	39//
Store FP	sdc1	Ι	$M[R[rs]+SignExtImm] = F[rt]; \qquad (2)$	3d//
Double		-	M[R[rs]+SignExtImm+4] = F[rt+1]	

(2) OPCODE

FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
	31 26	25 21	20 16	15 11	10 6	5 0
FI	opcode	fmt	ft		immediate	
	31 26	25 21	20 16	15		0

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equal	bge	$if(R[rs] \ge R[rt]) PC = Label$
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

REGISTER NAME, NUMBER, USE, CALL CONVENTION

		,,	
NAME	NUMBER	USE	PRESERVEDACROSS
INAIVIE	NUMBER	USE	A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	No

MIPS

OPCODES.	BASE CONVERSION.	ASCII SYMBOLS

		_		
	,	4	г	۹
1	ı	.*	,	ı
1	۱	•		ı

		E CONVER	SI	ON, A						
	(1) MIPS	. ,			Deci-		ASCII	Deci-	Hexa-	ASCI
opcode	funct	funct	Bi	nary	mal	deci-	Char-	mal	deci-	Char-
(31:26)	(5:0)	(5:0)			mai	mal	acter	IIIai	mal	acter
(1)	sll	add.f	00	0000	0	0	NUL	64	40	(a)
. ,		$\mathrm{sub}.f$	00	0001	1	1	SOH	65	41	$\stackrel{\smile}{A}$
j	srl	$\mathtt{mul.} f$	00	0010	2	2	STX	66	42	В
jal	sra	div.f		0011	3	3	ETX	67	43	C
beq	sllv	sgrt.f	00	0100	4	4	EOT	68	44	D
bne		abs.f		0101	5	5	ENQ	69	45	Е
blez	srlv	mov.f	00	0110	6	6	ACK	70	46	F
bgtz	srav	neg.f		0111	7	7	BEL	71	47	G
addi	jr	negy		1000	8	8	BS	72	48	H
addiu	jalr			1001	9	9	HT	73	49	I
slti	movz			1010	10	a	LF	74	4a	j
sltiu	movn			1011	11	b	VT	75	4b	K
andi	syscall	round.w.f		1100	12	c	FF	76	4c	L
ori	break	trunc.w.f		1100	13	d	CR	77	4d	M
xori	Dieak	ceil.w.f		1110	14	e	SO	78	4e	N
				1111	15	f	SI	79	4f	O
lui	sync	floor.w.f			16			80	50	P
(2)	mfhi			0000		10 11	DLE DC1	81		
(2)	mthi	ſ		0001	17		DC1		51	Q
	mflo	movz.f		0010	18	12	DC2	82	52	R
	mtlo	movn.f		0011	19	13	DC3	83	53	S
				0100	20	14	DC4			T
				0101	21	15	NAK	85	55	U
				0110	22	16	SYN	86	56	V
				0111	23	17	ETB	87	57	W
	mult			1000	24	18	CAN	88	58	X
	multu			1001	25	19	EM	89	59	Y
	div			1010	26	1a	SUB	90	5a	Z
	divu			1011	27	1b	ESC	91	5b	[
				1100	28	1c	FS	92	5c	/
			01	1101	29	1d	GS	93	5d]
			01	1110	30	1e	RS	94	5e	^
			01	1111	31	1f	US	95	5f	_
lb	add	cvt.s.f	10	0000	32	20	Space	96	60	
lh	addu	$\operatorname{cvt.d} f$	10	0001	33	21	!	97	61	a
lwl	sub		10	0010	34	22	"	98	62	b
lw	subu		10	0011	35	23	#	99	63	c
lbu	and	cvt.w.f	10	0100	36	24	\$	100	64	d
lhu	or	,	10	0101	37	25	%	101	65	e
lwr	xor		10	0110	38	26	&	102	66	f
	nor			0111	39	27	,	103	67	g
sb				1000	40	28	(104	68	h
sh				1001	41	29)	105	69	i
swl	slt			1010	42	2a	*	106	6a	j
SW	sltu			1011	43	2b	+	107	6b	k
- "	2204			1100	44	2c		108	6c	1
				1101	45	2d	,	109	6d	m
swr				1110	46	2e		110	6e	n
cache				1111	47	2f	,	111	6f	0
11	tge	c.f.f		0000	48	30	0	1112	70	р
lwc1	tgeu	c.un.f		0000	49	31	1	113	71	
lwc1	tgeu tlt			0001	50	32	2	113	72	q r
	レエレ	c.eq.f				33	3	1114	73	S
	+ 1 + 11	a 1100 t	11	0011				1113		
pref	tltu	c.ueq.f		0011	51			116		
pref	tltu	c.olt.f	11	0100	52	34	4	116	74	t
pref ldc1	teq	c.olt.f c.ult.f	11 11	0100 0101	52 53	34 35	4 5	117	74 75	t u
pref		c.olt.f c.ult.f c.ole.f	11 11 11	0100 0101 0110	52 53 54	34 35 36	4 5 6	117 118	74 75 76	t u v
pref 1dc1 1dc2	teq	c.olt f c.ult f c.ole f c.ule f	11 11 11 11	0100 0101 0110 0111	52 53 54 55	34 35 36 37	4 5 6 7	117 118 119	74 75 76 77	t u v w
pref ldc1 ldc2	teq	c.olt.f c.ult.f c.ole.f c.ule.f c.sf.f	11 11 11 11	0100 0101 0110 0111 1000	52 53 54 55 56	34 35 36 37 38	4 5 6 7 8	117 118 119 120	74 75 76 77 78	t u v w
pref ldc1 ldc2 sc swc1	teq	c.olt.f c.ult.f c.ole.f c.ule.f c.sf.f c.ngle.f	11 11 11 11 11	0100 0101 0110 0111 1000 1001	52 53 54 55 56 57	34 35 36 37 38 39	4 5 6 7 8 9	117 118 119 120 121	74 75 76 77 78 79	t u v w x y
pref ldc1 ldc2	teq	c.olt.f c.ult.f c.ole.f c.ule.f c.sf.f c.ngle.f c.seq.f	11 11 11 11 11 11	0100 0101 0110 0111 1000 1001 1010	52 53 54 55 56 57 58	34 35 36 37 38 39 3a	4 5 6 7 8	117 118 119 120 121 122	74 75 76 77 78 79 7a	t u v w x y z
pref ldc1 ldc2 sc swc1	teq	c.olt.f c.ult.f c.ole.f c.ule.f c.sf.f c.ngle.f c.seq.f c.ngl.f	11 11 11 11 11 11 11	0100 0101 0110 0111 1000 1001 1010 1011	52 53 54 55 56 57 58 59	34 35 36 37 38 39 3a 3b	4 5 6 7 8 9 :	117 118 119 120 121 122 123	74 75 76 77 78 79 7a 7b	t u v w x y
pref ldc1 ldc2 sc swc1 swc2	teq	c.olt.f c.ult.f c.ole.f c.ule.f c.sf.f c.ngle.f c.seq.f c.ngl.f	11 11 11 11 11 11 11 11	0100 0101 0110 0111 1000 1001 1010 1011 1100	52 53 54 55 56 57 58 59 60	34 35 36 37 38 39 3a 3b 3c	4 5 6 7 8 9 :	117 118 119 120 121 122 123 124	74 75 76 77 78 79 7a 7b 7c	t u v w x y z {
pref ldc1 ldc2 sc swc1 swc2 sdc1	teq	c.olt.f c.ult.f c.ole.f c.ule.f c.sf.f c.ngle.f c.ngl.f c.nge.f	11 11 11 11 11 11 11 11	0100 0101 0110 0111 1000 1001 1010 1011 1100 1101	52 53 54 55 56 57 58 59 60 61	34 35 36 37 38 39 3a 3b 3c 3d	4 5 6 7 8 9 :	117 118 119 120 121 122 123 124 125	74 75 76 77 78 79 7a 7b 7c 7d	t u v w x x y z {
pref ldc1 ldc2 sc swc1 swc2	teq	c.olt.f c.ult.f c.ole.f c.ule.f c.sf.f c.ngle.f c.seq.f c.ngl.f	11 11 11 11 11 11 11 11 11	0100 0101 0110 0111 1000 1001 1010 1011 1100	52 53 54 55 56 57 58 59 60	34 35 36 37 38 39 3a 3b 3c	4 5 6 7 8 9 :	117 118 119 120 121 122 123 124	74 75 76 77 78 79 7a 7b 7c	t u v w x y z {

 $^{(1) \}text{ opcode}(31:26) == 0$

IEEE 754 FLOATING-POINT STANDARD


(4) IEEE 754 Symbols

 $(-1)^S \times (1 + Fraction) \times 2^{(Exponent - Bias)}$ where Single Precision Bias = 127, Double Precision Bias = 1023.

Exponent	Fraction	Object
0	0	± 0
0	≠0	± Denorm
1 to MAX - 1	anything	± Fl. Pt. Num.
MAX	0	±⊗
MAX	≠0	NaN
S.P. $MAX = 2$	55, D.P. N	IAX = 2047

IEEE Single Precision and Double Precision Formats:

	S	Exponent	Fraction	
	31	30 23	22	0
	S	Exponent	Fraction	25
	63	62	52 51	0
_				



DATA ALIGNMENT

Double Word								
Word				Word				
Halfword		Half	word	Hal	fword	Half	word	
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	
0	1	2	3	4	5	6	7	

Value of three least significant bits of byte address (Big Endian)

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS

 EF HON CONTROL REGISTERS. CAUSE AND STATUS											
В		Interrupt			Exception						
D			Mask			Code					
31		15		8		6			2		
			Pending	٦			U			Е	I
			Interrupt				M			L	Е
		15		8			4			1	0

BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enable

EXCEPTION CODES

Number	Name	Cause of Exception	Number	Name	Cause of Exception			
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception			
4	AdEL	Address Error Exception	10	RI	Reserved Instruction			
4		(load or instruction fetch)	10	KI	Exception			
5	AdES	Address Error Exception	11	CpU	Coprocessor			
3		(store)	тт сро		Unimplemented			
6	IBE	Bus Error on	12	Ov	Arithmetic Overflow			
O		Instruction Fetch	12	Ov	Exception			
7	DBE	Bus Error on	13	Tr	Trap			
/		Load or Store	13	11				
8	Sys	Syscall Exception	15	FPE	Floating Point Exceptio			

SIZE PREFIXES (10^x for Disk, Communication; 2^x for Memory)

	== : ::= :::= (:- :-::::::::::::::::::::										
	SI Size	Prefix	Symbol	IEC Size	Prefix	Symbol					
	10 ³	Kilo-	K	2 ¹⁰	Kibi-	Ki					
	10 ⁶	Mega-	M	2 ²⁰	Mebi-	Mi					
	10 ⁹	Giga-	G	230	Gibi-	Gi					
	10^{12}	Tera-	T	2 ⁴⁰	Tebi-	Ti					
[10^{15}	Peta-	P	2 ⁵⁰	Pebi-	Pi					
	10^{18}	Exa-	Е	260	Exbi-	Ei					
ш	10^{21}	Zetta-	Z	270	Zebi-	Zi					
	10 ²⁴	Yotta-	Y	280	Yobi-	Yi					

⁽²⁾ opcode(31:26) == $17_{\text{ten}} (11_{\text{hex}})$; if fmt(25:21)== $16_{\text{ten}} (10_{\text{hex}}) f$ = s (single); if fmt(25:21)== $17_{\text{ten}} (11_{\text{hex}}) f$ = d (double)