

GPIO memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/ page
400F_F100	Port Data Output Register (GPIOE_PDOR)	32	R/W	0000_0000h	42.2.1/835
400F_F104	Port Set Output Register (GPIOE_PSOR)	32	W (always reads 0)	0000_0000h	42.2.2/836
400F_F108	Port Clear Output Register (GPIOE_PCOR)	32	W (always reads 0)	0000_0000h	42.2.3/836
400F_F10C	Port Toggle Output Register (GPIOE_PTOR)	32	W (always reads 0)	0000_0000h	42.2.4/837
400F_F110	Port Data Input Register (GPIOE_PDIR)	32	R	0000_0000h	42.2.5/837
400F_F114	Port Data Direction Register (GPIOE_PDDR)	32	R/W	0000_0000h	42.2.6/838


42.2.1 Port Data Output Register (GPIOx_PDOR)

This register configures the logic levels that are driven on each general-purpose output pins.

NOTE

Do not modify pin configuration registers associated with pins not available in your selected package. All un-bonded pins not available in your package will default to DISABLE state for lowest power consumption.

Address: Base address + 0h offset



GPIOx_PDOR field descriptions


Field	Description	
31–0 PDO	Port Data Output Register bits for un-bonded pins return a undefined value when read.	
	 Logic level 0 is driven on pin, provided pin is configured for general-purpose output. Logic level 1 is driven on pin, provided pin is configured for general-purpose output. 	



42.2.2 Port Set Output Register (GPIOx_PSOR)

This register configures whether to set the fields of the PDOR.

Address: Base address + 4h offset




GPIOx_PSOR field descriptions

Field	Description	
31-0 PTSO	Port Set Output Writing to this register will update the contents of the corresponding bit in the PDOR as follows:	
	 Corresponding bit in PDORn does not change. Corresponding bit in PDORn is set to logic 1. 	

42.2.3 Port Clear Output Register (GPIOx_PCOR)

This register configures whether to clear the fields of PDOR.

Address: Base address + 8h offset




GPIOx_PCOR field descriptions

L	Field	Description
	PTCO	Port Clear Output Writing to this register will update the contents of the corresponding bit in the Port Data Output Register (PDOR) as follows:
		Corresponding bit in PDORn does not change.Corresponding bit in PDORn is cleared to logic 0.



42.2.4 Port Toggle Output Register (GPIOx_PTOR)

Address: Base address + Ch offset



GPIOx_PTOR field descriptions


Field	Description	
31–0 PTTO	Port Toggle Output Writing to this register will update the contents of the corresponding bit in the PDOR as follows:	
	 Corresponding bit in PDORn does not change. Corresponding bit in PDORn is set to the inverse of its existing logic state. 	

42.2.5 Port Data Input Register (GPIOx_PDIR)

NOTE

Do not modify pin configuration registers associated with pins not available in your selected package. All un-bonded pins not available in your package will default to DISABLE state for lowest power consumption.

Address: Base address + 10h offset



GPIOx_PDIR field descriptions

Field	Description	
31–0 PDI	Port Data Input	
	Reads 0 at the unimplemented pins for a particular device. Pins that are not configured for a digital function read 0. If the Port Control and Interrupt module is disabled, then the corresponding bit in PDIR does not update.	
	 0 Pin logic level is logic 0, or is not configured for use by digital function. 1 Pin logic level is logic 1. 	

KL46 Sub-Family Reference Manual, Rev. 3, July 2013