


SIM_SOPT1CFG field descriptions (continued)

Field	Description
	0 SOPT1 USBSSTB cannot be written.
	1 SOPT1 USBSSTB can be written.
25 UVSWE	USB voltage regulator VLP standby write enable
	Writing one to the UVSWE bit allows the SOPT1 USBVSTBY bit to be written. This register bit clears after a write to USBVSTBY.
	0 SOPT1 USBVSTB cannot be written.
	1 SOPT1 USBVSTB can be written.
24 URWE	USB voltage regulator enable write enable
OHWE	Writing one to the URWE bit allows the SOPT1 USBREGEN bit to be written. This register bit clears after a write to USBREGEN.
	0 SOPT1 USBREGEN cannot be written.
	1 SOPT1 USBREGEN can be written.
23–0	This field is reserved.
Reserved	This read-only field is reserved and always has the value 0.

12.2.3 System Options Register 2 (SIM_SOPT2)

SOPT2 contains the controls for selecting many of the module clock source options on this device. See the Clock Distribution chapter for more information including clocking diagrams and definitions of device clocks.







wemory map and register definition

SIM_SOPT2 field descriptions

Field	Description
31–28 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
27–26 UARTOSRC	UART0 Clock Source Select Selects the clock source for the UART0 transmit and receive clock.
	00 Clock disabled 01 MCGFLLCLK clock or MCGPLLCLK/2 clock 10 OSCERCLK clock 11 MCGIRCLK clock
25–24 TPMSRC	TPM Clock Source Select Selects the clock source for the TPM counter clock
	00 Clock disabled 01 MCGFLLCLK clock or MCGPLLCLK/2 10 OSCERCLK clock 11 MCGIRCLK clock
23–19 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
18 USBSRC	USB clock source select Selects the clock source for the USB 48 MHz clock. 0 External bypass clock (USB_CLKIN). 1 MCGPLLCLK/2 or MCGFLLCLK clock
17 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
16 PLLFLLSEL	PLL/FLL clock select Selects the MCGPLLCLK or MCGFLLCLK clock for various peripheral clocking options. 0 MCGFLLCLK clock 1 MCGPLLCLK clock with fixed divide by two
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–5 CLKOUTSEL	CLKOUT select Selects the clock to output on the CLKOUT pin. 000 Reserved 001 Reserved 010 Bus clock 011 LPO clock (1 kHz) 100 MCGIRCLK 101 Reserved
	110 OSCERCLK 111 Reserved
4 RTCCLKOUTSEL	RTC clock out select


Table continues on the next page...




SIM_SOPT2 field descriptions (continued)

Field	Description
	Selects either the RTC 1 Hz clock or the OSC clock to be output on the RTC_CLKOUT pin.
	0 RTC 1 Hz clock is output on the RTC_CLKOUT pin.
	1 OSCERCLK clock is output on the RTC_CLKOUT pin.
3–0	This field is reserved.
Reserved	This read-only field is reserved and always has the value 0.

12.2.4 System Options Register 4 (SIM_SOPT4)





SIM_SOPT4 field descriptions

Field	Description
31–27 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
26 TPM2CLKSEL	TPM2 External Clock Pin Select Selects the external pin used to drive the clock to the TPM2 module.
	NOTE: The selected pin must also be configured for the TPM external clock function through the appropriate Pin Control Register in the Port Control module.
	0 TPM2 external clock driven by TPM_CLKIN0 pin.
	1 TPM2 external clock driven by TPM_CLKIN1 pin.
25 TPM1CLKSEL	TPM1 External Clock Pin Select
	Selects the external pin used to drive the clock to the TPM1 module.
	NOTE: The selected pin must also be configured for the TPM external clock function through the appropriate pin control register in the port control module.

Table continues on the next page...