



## Advanced Micro-controllers - ARM

DESD @ Sunbeam Infotech



#### Instruction Set basics

- The ARM Architecture is a Load/Store architecture
  - No direct manipulation of memory contents
  - Memory must be loaded into the CPU to be modified, then written back out
- Cores are either in ARM state or Thumb state
  - This determines which instruction set is being executed
  - An instruction must be executed to switch between states
- The architecture allows programmers and compilation tools to reduce branching through the use of conditional execution
  - Method differs between ARM and Thumb, but the principle is that most (ARM) or all (Thumb) instructions can be executed conditionally.



#### ARM instruction set

- Data transfer instructions
- Arithmetic instructions
- Logical instructions
- Conditional branching and if-then instruction
- Barrel shifter
- Load-Store instructions
  - Post increment
  - Pre increment
  - Pre increment + Inline barrel shifter
  - Pre increment with write-back
- Load-Store multiple
- Function call and stack operations
- DSP instructions
- Miscellaneous instructions



## Data transfer instructions

- · mov rd, #K ~d=K # immediate value
- mvn rd, #K
   ~ ~ K
- mrs rd, special\_register
- msr special\_register, rs



## **Arithmetic instructions**

- add rd, rm, rn ~d = ~m+~n
- sub rd, rm, rn od = ~m ~~~
- · subs rd, rm, rn rd = rm rn -> update NZCV in xPSR
- mul rd, rm, rn ~d = ~m ~~~
- · mla rd, rm, rm, ra ~d = ~m ~~n + ~a (DSP 'mstru)
- udiv rd, rn, rm

# Logical instructions

- and rd, rn, rm & rd & rm
- · tst rm, rn & om & on -> update NZCV & bass
- orr rd, rn, rm
- orn rd, rn, rm
- eor rd, rn, rm

# Conditional branching

• cmp rm, rn

if z=1, then owns are not equal

- bxx label
  - · Branching based on condition

    beg, bore, but, but, bore, ble, ... 3 internally check MZCV Alass

    & jump accordingly.
- Conditional execution of ARM instructions
  - movxx rd, rs
  - addxx rd, rm, rn
- Thumb-2 if-then instruction
  - cmp rm, rn ~ tst → H2CV flags
  - ite gt
  - movgt rd, rm movle rd, rn
- instru 3

4 magsui

( not than)

ogg we so' 21 #1 3 20 = 21+1

Second 21 20 20 721 #1 3 21=20+ 20 <</li>
com

fer

for

for

so 87

so 87

so 87


so 87

so 81

so 8




#### Barrel shifter







#### Load store instructions






### Load/Store Pre/Post-increment







# Load/Store Multiple





# Function call and stack operations


- @func\_label:

  | pop {lr}
  | pop {lr} • b label == • bl func label2
- stmfd sp!, {Ir}
  push {Ir}
  Stack
- mov pc, lr
- Idmfd sp!, {pc} 2 pop return addr
   pop {pc}
   frem stack


- AAPCS
  - orgi ans angs orgy angs..... Arguments: r0, r1, r2, r3 pushed on stack
  - Return value: r0
  - Called saved: r4-r11, lr
  - Caller saved: r0-r3, r12


```
(4 bytes) ldr or str -> SP
(2 bytes) ldrh or strh
(1 pik) yarp a zjep
(8 bytes) Idead or strd
         expect addr to be
        (4 of dismed (muliple of 8)
```












descending ascending



### Stack in Data Structures





### **DSP** instructions

#### Saturated Math


- mov r0, #10
   usat r1, #5, r0, Isl #1
- usat r1, #5, r0, Isl #2 Schwation

#### SIMD instructions

- Idr r1, =0x11223344
- Idr r2, =0x44332211
- qadd8 r0, r1, r2

@ 
$$r1 = MIN(r0 * 2, 31) --> 20 (q=0)$$

@ 
$$r1 = MIN(r0 * 4, 31) --> 31 (q=1)$$





### Miscellaneous instructions

- rev instruction
  - ldr r0, =0x11223344
  - rev r1, r0

@ r1 -- 0x44332211

- sign extend
  - Idr r0, =0x55AA8765
  - sxtb r1, r0

@ last byte of r0 -- 0110 0101

@ new value of r1 will be -- 0x00000065

sxth r2, r0

- @ last 2 bytes of r0 -- 1000 0111 0110 0101 @ new value of r2 will be -- 0xffff8765

• uxth r3, r0

@ new value of r3 will be -- 0x00008765

- bit-field extrac
  - ldr r6, =0x11223344

@ assume value of ADGDR is 0x11223344

• ubfx r0, r6, #4, #12

@ new val of r6 will be = 0x0334

- clear/insert bits
  - ldr r1, =0x11223344
  - bfc r1, #8, #16

@ r1 will be 0x11000044

- mov r0, 0x12
- bfi r1, r0, #8, #16

@ r1 will be 0x11001244





Thank you!

Nilesh Ghule <nilesh@sunbeaminfo.com>

