



Advanced Micro-controllers - ARM


DESD @ Sunbeam Infotech



SPI Error Conditions




- 2) read overrun
- 3 Slave abort - error occured in slave device.
- 2) mode faut
 - when current master device is forced to become slave, by other SPI master.






SPI daisy chain





3-wine SPI - Half duplex






STM32 SPI

- 3 SPI ports
- Full-duplex synchronous transfers on three lines
- 8 or 16 bit transfer frame format selection
- Master or slave operation
- Multi-master mode capability
- Programmable clock polarity and phase
- Programmable data order with MSB-first or LSB-first shifting
- Dedicated transmission and reception flags with interrupt capability
- SPI bus busy status flag
- Hardware CRC feature for reliable communication:
- Master mode fault, overrun and CRC error flags with interrupt capability




STM32 SPI







DMA - Direct Memory Access






ISP vs IAP











STM32 PLL 100 MHz Config






STM32 PLL 168 MHz Config





STM32 PLL Default Config







Thank you!

Nilesh Ghule <nilesh@sunbeaminfo.com>

