





Advanced Micro-controllers - ARM

DESD @ Sunbeam Infotech













- 1) Cache memory is limited (less than RAM).
- Owner cache is full oldest data is overwitten.
 (LRU)
- 3) Cache always stores recent data


Cache hit: CPU 2 Cache


Cache miss: CPU = Cache => RAM






















Thank you!

Nilesh Ghule <nilesh@sunbeaminfo.com>

