

The ARM logo consists of the letters "ARM" in a bold, white, sans-serif font, followed by a registered trademark symbol (®). The logo is centered within a solid blue rectangular box.

ARM®

Advanced Micro-controllers - ARM

DESD @ Sunbeam Infotech

Agenda

Introduction

ARM Architecture Overview

ARMv7-AR Architecture

- **Programmer's Model**

Memory Systems

ARMv7-M Architecture

Programmer's Model

Memory Systems


Floating Point Extensions

ARM System Design

Software Development Tools



Processor Modes



- ARM has seven basic operating modes
 - Each mode has access to its own stack space and a different subset of registers
 - Some operations can only be carried out in a privileged mode

Software Interrupt is used for OS System calls.

- Exception → Exception mode
- ① reset
 - ② Software interrupt
 - ③ fiq interrupt
 - ④ irq interrupt
 - ⑤ prefetch abort
 - ⑥ data abort
 - ⑦ undef

Exception modes


Mode	Description	
<u>Supervisor (SVC)</u>	Entered on reset and when a Supervisor call instruction (SVC) is executed	<u>Privileged modes</u>
<u>FIQ</u>	Entered when a high priority (fast) interrupt is raised	
<u>IRQ</u>	Entered when a normal priority interrupt is raised	
<u>Abort</u>	Used to handle memory access violations	
<u>Undef</u>	Used to handle undefined instructions	
<u>System</u>	Privileged mode using the same registers as User mode	<u>Unprivileged mode</u>
<u>User</u>	Mode under which most Applications / OS tasks run	

SysCalls are fine exposed by the kernel so that user programs can access kernel functionality.

→ Data processing, Control/Jump, Status reg manip, ...

→ Data processing, Control/Jump, ..

The ARM Register Set




The Registers

- ARM has 37 registers all of which are 32-bits long.
 - 1 dedicated program counter
 - 1 dedicated current program status register (cpsr)
 - 5 dedicated saved program status registers (spsr)
 - 30 general purpose registers
- The current processor mode governs which of several banks is accessible. Each mode can access
 - a particular set of r0-r12 registers
 - a particular r13 (the stack pointer, sp) and r14 (the link register, lr)
 - the program counter, r15 (pc)
 - the current program status register, cpsr

Privileged modes (except System) can also access

- a particular spsr (saved program status register)



Program Counter (r15)

- When the processor is executing in ARM state:
 - All instructions are 32 bits wide
 - All instructions must be word aligned (addresses multiple of 4)
 - Therefore the **pc** value is stored in bits [31:2] with bits [1:0] undefined (as instruction cannot be halfword or byte aligned).

↓ ↓
Q Q
- When the processor is executing in Thumb state:
 - All instructions are 16 bits wide
 - All instructions must be halfword aligned
 - Therefore the **pc** value is stored in bits [31:1] with bit [0] undefined (as instruction cannot be byte aligned).


↓
Q
- When the processor is executing in Jazelle state:
 - All instructions are 8 bits wide
 - Processor performs a word access to read 4 instructions at once




LR revision

LR → link register.


8085/8051/AVR



ARM




ARM



Program Status Registers

```

Mov r0, #2
Mov r1, #4
SUBS r0, r1
    
```



Condition code flags

- N = **N**egative result from ALU
- Z = **Z**ero result from ALU
- C = ALU operation **C**arried out
- V = ALU operation o**V**erflowed

Carry in unsigned op. (from bit 31)
Carry in signed op. (from bit 30)

Sticky Overflow flag - Q flag

- Indicates if saturation has occurred

Saturated math e.g. SSAT, USAT

SIMD Condition code bits – GE[3:0]

- Used by some SIMD instructions

LDR r1, =0x11223344
LDR r2, =0x778899AA
QADD8 r0, r1, r2

IF THEN status bits – IT[abcde]

- Controls conditional execution of Thumb instructions

T bit

- T = 0: Processor in ARM state
- T = 1: Processor in Thumb state

J bit

- J = 1: Processor in Jazelle state

Mode bits

- Specify the processor mode

Interrupt Disable bits

- I = 1: Disables IRQ
- F = 1: Disables FIQ

E bit

- E = 0: Data load/store is little endian
- E = 1: Data load/store is bigendian

A bit

- A = 1: Disable imprecise data aborts

I & F bits are auto changed when exception occurs:

	I	F
① reset	1	1
② fiq	1	1
③ irq	1	x
④ swi	1	x
⑤ pabt	1	x
⑥ dabt	1	x
⑦ undef	1	x



Exception Handling

- 1) When an exception occurs, the core...
 - Copies CPSR into SPSR_<mode>
 - Sets appropriate CPSR bits
 - Change to ARM state (if appropriate) *T=0*
 - Change to exception mode
 - Disable interrupts (if appropriate)
 - Stores the return address in LR_<mode>
 - Sets PC to vector address
- 2) *exception handler executes*
- 3) To return, exception handler needs to...
 - Restore CPSR from SPSR_<mode>
 - Restore PC from LR_<mode>
- Cores can enter ARM state or Thumb state when taking an exception
 - Controlled through settings in CP15 (*Coprocessor*)
- Note that v7-M and v6-M exception model is different


0x1C
0x18
0x14
0x10
0x0C
0x08
0x04
0x00

...	
FIQ	<i>B FIQ_Handler</i>
IRQ	<i>B IRQ_Handler</i>
(Reserved)	
Data Abort	<i>B DAbt_Handler</i>
Prefetch Abort	<i>B PAbt_Handler</i>
Supervisor Call	<i>B SVC_Handler</i>
Undefined Instruction	<i>B Undef_Handler</i>
Reset	<i>B Reset_Handler</i>

Vector Table (*EVT*)

Vector table can also be at
0xFFFF0000 on most cores

Exception handling process



1. Save processor status

- Copies CPSR into SPSR_<mode>
- Stores the return address in LR_<mode>
- Adjusts LR based on exception type $LR = LR - 4$
or $LR = LR - 8$

2. Change processor status for exception

- Mode field bits
- ARM or Thumb state
- Interrupt disable bits (if appropriate) I/F
- Sets PC to vector address

3. Execute exception handler


- <users code>

4. Return to main application

- Restore CPSR from SPSR_<mode>
- Restore PC from LR_<mode>

- 1 and 2 performed automatically by the core
- 3 and 4 responsibility of software







ARM7 core interrupt handling

LPC2148

Vector Intr Controller



④ CPSR → SPSR
CPSR
- mode = irq
- state = arm
- I = 1
PC = Jsr
Jsr = Jsr - X
PC = 0x18

⑦ SPSR → CPSR
Jsr → PC

Peri0


Peri1

Peri2

Peri3

Peri4
Tim

Peri31



irq_handler:

- Save current exec context on stack.
- get ISR addr from VIC.
- invoke ISR.
- restore exec context from stack.

By default, when IRQ intr arrives, IRQ is disabled (I=1). Irq_handler may reenble intr (I=0) so that nested intrs are allowed.

IRQ intr latency = 24-30 cycles

IRQ vs FIQ

- FIQ has higher prio than IRQ.
- FIQ has a set GPR (r8-r12) to be used in handler. So no need to save & restore exec. ctx.
- FIQ vector addr is last in EVT. Instead of jump instn directly handler can be implemented there.
- Usually only one peri is configured as FIQ. So handler can directly start handling intr (instead of getting info from VIC).



Thank you!

Nilesh Ghule <nilesh@sunbeaminfo.com>

