



ARM®

# Advanced Micro-controllers - ARM

*DESD @ Sunbeam Infotech*

# Instruction Set basics

- The ARM Architecture is a Load/Store architecture
  - No direct manipulation of memory contents
  - Memory must be loaded into the CPU to be modified, then written back out
- Cores are either in ARM *state* or Thumb *state*
  - This determines which instruction set is being executed
  - An instruction must be executed to switch between states
- The architecture allows programmers and compilation tools to reduce branching through the use of conditional execution
  - Method differs between ARM and Thumb, but the principle is that most (ARM) or all (Thumb) instructions can be executed conditionally.



# ARM instruction set

- Data transfer instructions ✓
- Arithmetic instructions ✓
- Logical instructions ✓
- Conditional branching and if-then instruction ✓
- Barrel shifter
- Load-Store instructions
  - Post increment
  - Pre increment
  - Pre increment + Inline barrel shifter
  - Pre increment with write-back
- Load-Store multiple
- Function call and stack operations
- DSP instructions
- Miscellaneous instructions



# Data transfer instructions

- mov rd, #K       $rd = K$       #  $\rightarrow$  immediate value
- mvn rd, #K       $rd = \sim K$
- mrs rd, special\_register
- msr special\_register, rs



# Arithmetic instructions

- add rd, rm, rn  $rd = rm + rn$
- add rd, rs  $rd = rs + rs$
- sub rd, rm, rn  $rd = rm - rn$
- subs rd, rm, rn  $rd = rm - rn \rightarrow$  update NZCV in xPSR  
↑
- mul rd, rm, rn  $rd = rm * rn$
- mla rd, rm, ~~rn~~, ra  $rd = rm * rn + ra$  (DSP instrn)
- udiv rd, rn, rm  $rd = rn \div rm$



# Logical instructions

- and rd, rn, rm

$$rd = rn \& rm$$

- bic rd, rn, rm

$$rd = rn \& \sim rm$$

- tst rm, rn

$$rm \& rn \rightarrow \text{update NZCV flags}$$

- orr rd, rn, rm

$$rd = rn | rm$$

- orn rd, rn, rm

$$rd = rn | \sim rm$$

- eor rd, rn, rm

$$rd = rn \wedge rm$$



# Conditional branching

- cmp rm, rn

$rm - rn \rightarrow$  update NZCV flags

if  $Z=1$ , then numbers are equal

if  $Z=0$ , then numbers are not equal

- bxx label

- Branching based on condition

beg, bne, bgt, blt, bge, ble, ...

} internally check NZCV flags & jump accordingly.

- Conditional execution of ARM instructions

- movxx rd, rs
- addxx rd, rm, rn

(not thumb)

- Thumb-2 if-then instruction

- cmp rm, rn or tst  $\rightarrow$  NZCV flags

- ite gt

- movgt rd, rm

- movle rd, rn

cmp -, -  $\rightarrow$  NZCV

ittte eq  $\rightarrow$  abcde bits (ITI bits)

instru1

instru2

instru3

instru4

$ra \& 1$   
even:  $Z=1$  (EQ)  
odd:  $Z=0$  (NE)  
 $tst\ ra, \#1$   
even  
 $moveq\ ra, ra, lsr \#1 \rightarrow ra = ra \gg 1$   
odd  
 $moveq\ r1, ra, ror, lsr \#1 \rightarrow r1 = ra \gg 1$   
 $addne\ ra, r1, \#1 \rightarrow ra = r1 + 1$



# Barrel shifter

## LSL : Logical Left Shift



Multiplication by a power of 2

## ASR: Arithmetic Right Shift



Division by a power of 2,  
preserving the sign bit

## LSR : Logical Shift Right



Division by a power of 2

## ROR: Rotate Right



Bit rotate with wrap around  
from LSB to MSB

## RRX: Rotate Right Extended



Single bit rotate with wrap around  
from CF to MSB

- Inline barrel shifter

- `mov rd, rs, lsl #k`

- `mov rd, rs, lsr #k`





# Load store instructions

- Global variables
  - .section .data
  - num1: .word 10 → num1=10;
- ldr ra, =addr  
    ra = 0xaddress;  
    e.g. ldr r7, =num1 → r7 = &num1;
- ldr rd, [ra] → rd = \*ra;  
    e.g. ldr r1, [r7] → r1 = \*r7;
- str rs, [ra] → \*ra = rs;  
    e.g. mov r2, #5; str r2, [r7] → r2=5; \*r7=r2;
- ldrb, ldrh, ldr.
- ldrsb, ldrsh

(little endian)

10	00	00	00
----	----	----	----

num1=0x10 101 102 103

4 bytes

r7

0x100
-------

r1


10
----

r2

5
---


# Load/Store Pre/Post-increment

■ **Pre-indexed:** STR r0, [r1, #12]



Auto-update form: STR r0, [r1, #12] !

■ **Post-indexed:** STR r0, [r1], #12





# Load/Store Multiple

■ Syntax:  
<LDM | STM>{<cond>}<addressing\_mode> Rb{!}, <register list>

■ 4 addressing modes:

- default ←  
 in  
 Cortex-M

LDMIA / STMIA	increment after
LDMIB / STMIB	increment before
LDMDA / STMDA	decrement after
LDMDB / STMDB	decrement before
- Not supported  
 in Cortex-M



ldr r7, =arr  
 ldmia r7, {r1-r5}  
 ldmia r7!, {r1-r5}  
 ldr r7, =arr  
 add r7, #20  
 ldmdb r7, {r1-r5}  
 ldmdb r7!, {r1-r5}

Increasing Address

Cortex M Support  
 only IA & DB.

# Function call and stack operations

- b label
  - bl func\_label
  - stmfd sp!, {lr}
  - push {lr}
  - mov pc, lr
  - ldmfd sp!, {pc}
  - pop {pc}
- Diagram illustrating function call and stack operations:*
1. b label: Branch to label.
2. bl func\_label: Branch with link to function label.
3. stmfd sp!, {lr}: Store LR on stack.
4. push {lr}: Push LR on stack.
5. pop {lr}: Pop LR from stack.
6. mov pc, lr: Move LR to PC.
7. ldmfd sp!, {pc}: Load PC from stack.
8. pop {pc}: Pop PC from stack.
- Handwritten notes:*
- ③ address of next instr → LR
  - ④ func\_label: push {lr}
  - ⑤ pop {lr}
  - ⑥ mov pc, lr
  - ⑦
  - ⑧
  - Store lr on stack
  - Pop return addr into pc from stack

## • AAPCS

- Arguments: r0, r1, r2, r3 *arg1 arg2 arg3 arg4 arg5..... pushed on stack*
- Return value: r0
- Called saved: r4-r11, lr
- Caller saved: r0-r3, r12

(4 bytes) ldr or str → SP

(2 bytes) ldsh or strh

(1 byte) ldhb or strb

(8 bytes) ldrd or strd

expect addr to be  
dword aligned (multiple of 8)




# Stack types



$r0$	$r1$	$r2$	$r3$
10	20	30	40

Standalone SP!,  $\{r0-r3\} = stmfd$


ldmia SP!,  $\{r0-r3\} = ldmfd$





stmfd = STMDB  
ldmfd = LDMIB



STMIB = stmfd  
LDMDB = ldmfd



STMFA = stmfd  
LDMFB = ldmfd




# Stack in Data Structures

arr[5]  
top = -1;

```
push(val) {  
    top++;  
    arr[top] = val;  
}
```


```
pop() {  
    val = arr[top];  
    top--;  
}
```



arr[5]  
top = 0;

```
push(val) {  
    arr[top] = val;  
    top++;  
}
```


```
pop() {  
    top--;  
    val = arr[top];  
}
```



arr[5]  
top = 4;

```
push(val) {  
    arr[top] = val;  
    top--;  
}
```


```
pop() {  
    top++;  
    val = arr[top];  
}
```



arr[5]  
top = 5;

```
push(val) {  
    top--;  
    arr[top] = val;  
}
```

```
pop() {  
    val = arr[top];  
    top++;  
}
```



# DSP instructions

- Saturated Math


- `mov r0, #10`
- `usat r1, #5, r0, lsl #1`  
*Handwritten:  $10 \times 2 = 20$  No Sat  $q=0$*
- `usat r1, #5, r0, lsl #2`  
*Handwritten:  $10 \times 4 = 40$  Saturation  $q=1$*   
*Handwritten: 31*

@  $r1 = \text{MIN}(r0 * 2, 31) \rightarrow 20$  ( $q=0$ )

@  $r1 = \text{MIN}(r0 * 4, 31) \rightarrow 31$  ( $q=1$ )

- SIMD instructions

- `ldr r1, =0x11223344`
- `ldr r2, =0x44332211`
- `qadd8 r0, r1, r2`



# Miscellaneous instructions

- rev instruction
  - ldr r0, =0x11223344
  - rev r1, r0 @ r1 -- 0x44332211
- sign extend
  - ldr r0, =0x55AA8765
  - sxtb r1, r0 @ last byte of r0 -- 0110 0101 @ new value of r1 will be -- 0x00000065
  - sxth r2, r0 @ last 2 bytes of r0 -- 1000 0111 0110 0101 @ new value of r2 will be -- 0xffff8765
  - uxth r3, r0 @ new value of r3 will be -- 0x00008765
- bit-field extrac
  - ldr r6, =0x11223344 @ assume value of ADGDR is 0x11223344
  - ubfx r0, r6, #4, #12 @ new val of r6 will be = 0x0334
- clear/insert bits
  - ldr r1, =0x11223344
  - bfc r1, #8, #16 @ r1 will be 0x11000044
  - mov r0, 0x12
  - bfi r1, r0, #8, #16 @ r1 will be 0x11001244







*Thank you!*

Nilesh Ghule <nilesh@sunbeaminfo.com>

