



ARM®

Advanced Micro-controllers - ARM

DESD @ Sunbeam Infotech

ARM CM3 Faults

• MemManage Fault

- Faults due to MPU configuration
(unprivileged code accessing privileged region, accessing location not defined in MPU, writing to read only region).
- Executing code from xN (execute never) attribute.
- Can be enabled by
 - SCB->SHCSR |= BV(MEMFAULT); //bit 16

• Bus Fault

- Errors received from processor bus interface during memory access.
- Like pre-fetch abort and data abort.
- Also when device to access is not ready.
- Can be enabled by
 - SCB->SHCSR |= BV(BUSFAULT); //bit 17

• Usage Fault


- Accessing a feature that is not available in hw.
- Undefined instruction executed.
- Accessing FPU when not available.
- Accessing Co-processor (not available in CM3)
- Switching to ARM state (i.e. T=0).
- Invalid EXC_RETURN value.
- Executing SVC when not permitted (in lower interrupt level). *→ sw intr*
- Divide by zero or unaligned memory access (if configured).
- Can be enabled by *USG*
 - SCB->SHCSR |= BV(~~MEM~~FAULT); //bit 18

• Hard Fault

- When any fault occurs, but not enabled in code
- Bus error while vector fetch.
- BKPT when debug exception disabled.



MPU



Multi-tasking

Ⓐ Task 1: ADC task

Ⓑ Task 2: UART task

Cortex-M modes

① Thread mode
↳ user appn/task/OS code running.

② Handler mode
↳ Intr Handler/ISR code running

Ⓐ

Ⓑ

H

A

A

B

B


SysTick


SysTick

SysTick

SysTick









Thank you!

Nilesh Ghule <nilesh@sunbeaminfo.com>

