










ARM®

Advanced Micro-controllers - ARM

DESD @ Sunbeam Infotech






Cache is high-speed associative memory.
 key = address, value = data.


- ① Cache memory is limited (less than RAM).
- ② When cache is full oldest data is overwritten. (LRU)
- ③ Cache always stores recent data

Cache hit: CPU \leftrightarrow Cache


Cache miss: CPU \leftrightarrow Cache \leftrightarrow RAM




Mother board



Num of CPUs = Sockets x Cores per socket
x threads per Core.



gcc → CPP
 gcc → cc
 gcc → as
 gcc → ld





Thank you!

Nilesh Ghule <nilesh@sunbeaminfo.com>

