

# RISC-V Assembly Programming

## Links / References

- [Ripes](#)
- [Qemu](#)
- [Debian wiki for RISC-V](#)
- [RISC-V GNU compiler toolchain](#)
- [DQIB](#)
- [Debian unstable packages](#)
- [Visual Studio Code](#)
- [PlatformIO](#)
- [Code of the example programs](#)
- [RISC-V Assembly Programmer's Manual](#)
- [RISC-V ELF Specification](#)
- [RISC-V application Binary interface \(ABI\)](#)
- [RISC-V Calling Conventions](#)
- [Hash Functions](#)
- [Sieve of Eratosthenes](#)

## Tables

Common Extensions	
Abbreviation	Standard extension (subset)
M	integer multiplication and division
A	atomic instructions
F	single-precision floating point

D	double-precision floating point
Q	quad-precision floating point
C	compressed instructions
V	vector operations

RISC-V Registers		
Register	ABI name	Description
x0	zero	Zero constant
x1	ra	Return address
x2	sp	Stack pointer
x3	gp	Global pointer
x4	tp	Thread pointer
x5-x7	t0-t2	Temporaries
x8	s0 / fp	Saved / Frame pointer
x9	s1	Saved register
x10-x11	a0-a1	Function args. / return values
x12-x17	a2-a7	Function arguments
x18-x27	s2-s11	Saved registers
x28-x31	t3-t6	Temporaries
pc	-	Program counter

Encoding						
Type/Bit	31:25	24:20	19:15	14:12	11:7	6:0
<b>R</b>	funct7	rs2	rs1	funct3	rd	opcode
<b>I</b>	imm[11:0]		rs1	funct3	rd	opcode
<b>S</b>	imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode
<b>B</b>	imm[12,10:5]	rs2	rs1	funct3	imm[4:1, 11]	opcode
<b>U</b>	imm[31:12]				rd	opcode
<b>J</b>	imm[20, 10:1, 11, 19:12]				rd	opcode

Arithmetic and logical instructions (immediates)					
instruction	name	format	opcode	funct3	description
<b>addi</b>	ADD Immediate	I	0010011	0x0	rd = rs1 + imm
<b>xori</b>	XOR Immediate	I	0010011	0x4	rd = rs1 ^ imm
<b>ori</b>	OR Immediate	I	0010011	0x6	rd = rs1   imm
<b>andi</b>	AND Immediate	I	0010011	0x7	rd = rs1 & imm
<b>slli</b>	Shift Left Logical Imm.	I	0010011	0x1	imm[11:5]=0x00, rd = rs1 << imm[4:0]
<b>srl</b>	Shift Right Logical Imm.	I	0010011	0x5	imm[11:5]=0x00, rd = rs1 << imm[4:0]
<b>srai</b>	Shift Right Arith. Imm.	I	0010011	0x5	imm[11:5]=0x20, rd = rs1 >> imm[4:0]
<b>slti</b>	Set Less Than Imm.	I	0010011	0x2	rd = (rs1 < imm)? 0:1
<b>sltiu</b>	Set Less Than Imm. Un.	I	0010011	0x3	rd = (rs1 < imm)? 0:1

Arithmetic and logical instructions (registers)						
instruction	name	format	opcode	funct3	funct7	description
<b>add</b>	ADD	R	0110011	0x0	0x00	rd = rs1 + rs2
<b>sub</b>	SUB	R	0110011	0x0	0x20	rd = rs1 - rs2
<b>xor</b>	XOR	R	0110011	0x4	0x00	rd = rs1 ^ rs2
<b>or</b>	OR	R	0110011	0x6	0x00	rd = rs1   rs2
<b>and</b>	AND	R	0110011	0x7	0x00	rd = rs1 & rs2
<b>sll</b>	Shift Left Logical	R	0110011	0x1	0x00	rd = rs1 << rs2
<b>srl</b>	Shift Right Logical	R	0110011	0x5	0x00	rd = rs1 >> rs2
<b>sra</b>	Shift Right Arith.	R	0110011	0x5	0x20	rd = rs1 >> rs2
<b>slt</b>	Set Less Than	R	0110011	0x2	0x00	rd = (rs1 < rs2)? 0:1
<b>sltu</b>	Set Less Than Un.	R	0110011	0x3	0x00	rd = (rs1 < rs2)? 0:1

Load and save instructions					
instruction	name	format	opcode	funct3	description
<b>lb</b>	Load Byte	I	0000011	0x0	rd = M[rs1+imm][7:0]
<b>lh</b>	Load Half	I	0000011	0x1	rd = M[rs1+imm][15:0]
<b>lw</b>	Load Word	I	0000011	0x2	rd = M[rs1+imm][31:0]
<b>lbu</b>	Load Byte Un.	I	0000011	0x0	rd = M[rs1+imm][7:0]

<b>lhu</b>	Load Half Un.	I	0000011	0x0	rd = M[rs1+imm][15:0]
<b>sb</b>	Store Byte	S	0100011	0x0	M[rs1+imm][7:0] = rs2[7:0]
<b>sh</b>	Store Half	S	0100011	0x1	M[rs1+imm][15:0] = rs2[15:0]
<b>sw</b>	Store Word	S	0100011	0x2	M[rs1+imm][31:0] = rs2[31:0]

Upper immediate instructions					
instruction	name	format	opcode	funct3	description
<b>lui</b>	Load Upper Imm.	U	0110111	-	rd = imm << 12
<b>auipc</b>	Add Upper Imm. to PC	U	0010111	-	rd = PC + (imm << 12)

Conditional branching instructions					
instruction	name	format	opcode	funct3	description
<b>beq</b>	Branch ==	B	1100011	0x0	if (rs1 == rs2) pc+=imm
<b>bne</b>	Branch !=	B	1100011	0x1	if (rs1 != rs2) pc+=imm
<b>blt</b>	Branch <	B	1100011	0x4	if (rs1 < rs2) pc+=imm
<b>bge</b>	Branch >=	B	1100011	0x5	if (rs1 >= rs2) pc+=imm
<b>bltu</b>	Branch < Un.	B	1100011	0x6	if (rs1 < rs2) pc+=imm
<b>bgeu</b>	Branch >= Un.	B	1100011	0x7	if (rs1 >= rs2) pc+=imm

Unconditional jump instructions					
instruction	name	format	opcode	funct3	description
<b>jal</b>	Jump and Link	J	1101111	-	if (rs1 == rs2) pc+=imm
<b>jalr</b>	Jump and Link Register	I	1100111	0x0	if (rs1 != rs2) pc+=imm

System interface					
instruction	name	format	opcode	funct3	description
<b>ecall</b>	Environment Call	I	1110011	0x0	imm = 0, rd = rs1 = 0, transfer control to system
<b>ebreak</b>	Environment Break	I	1110011	0x0	imm = 1, rd = rs1 = 0, transfer control to debugger

Memory ordering					
instruction	name	format	opcode	funct3	description
<b>fence</b>	Fence	I	0001111	0x0	rd, rs1 reserved. Normal fence for all memory access types has imm = 0b0000011111111.

Extension 'M'						
instruction	name	format	opcode	funct3	description	instruction
<b>mul</b>	Multiply	R	0110011	0x0	0x01	rd = (rs1 * rs2)[31:0]
<b>mulh</b>	Multiply High	R	0110011	0x1	0x01	rd = (rs1 * rs2)[63:32]
<b>mulhsu</b>	Multiply High Sign/Uns.	R	0110011	0x2	0x01	rd = (rs1 * rs2)[63:32]
<b>mulhu</b>	Multiply Unsigned	R	0110011	0x3	0x01	rd = (rs1 * rs2)[63:32]
<b>div</b>	Divide	R	0110011	0x4	0x01	rd = rs1 / rs2
<b>divu</b>	Divide Unsigned	R	0110011	0x5	0x01	rd = rs1 / rs2
<b>rem</b>	Remainder	R	0110011	0x6	0x01	rd = rs1 % rs2
<b>remu</b>	Remainder Unsigned	R	0110011	0x7	0x01	rd = rs1 % rs2

Assembler directives		
Directive	Arguments	Description
<b>.text</b>		change to .text section
<b>.data</b>		change to .data section
<b>.rodata</b>		change to .rodata section
<b>.bss</b>		change to .bss section
<b>.section</b>	.text, .data, .rodata, .bss	change to section given by arguments
<b>.equ</b>	name, value	define name for value
<b>.ascii</b>	"string"	begin string without null terminator
<b>.asciz</b>	"string"	begin string with null terminator

<b>.string</b>	"string"	same as .asciz
<b>.byte</b>	expression [,expression]*	8-bit comma separated words
<b>.half</b>	expression [,expression]*	16-bit comma separated words
<b>.word</b>	expression [,expression]*	32-bit comma separated words
<b>.dword</b>	expression [,expression]*	64-bit comma separated words
<b>.zero</b>	integer	zero bytes
<b>.align</b>	integer	align to the power of 2
<b>.globl</b>	symbol_name	make symbol_name apparent in symbol table

Pseudo instructions for load, store, and complement		
Pseudo instruction	Base instruction(s)	Description
la rd, symbol	auipc rd, symbol[31:12] addi rd, symbol[11:0]	Load address (non position independent code - non-PIC)
la rd, symbol	auipc rd, symbol@GOT[31:12] l{w d} rd, symbol[11:0](rd)	Load address (position independent code PIC)
lla ra, symbol	auipc rd, symbol[31:12] addi rd, rd, symbol[11:0]	Load local address
lga rd, symbol	auipc rd, symbol@GOT[31:12] l{w d} rd, symbol@GOT[11:0](rd)	Load global address
l{b h w d} rd, symbol	auipc rd, symbol[31:12] l{b h w d} rd, symbol[11:0](rd)	Load global
s{b h w d} rs, symbol, rd	auipc rd, symbol[31:12] s{b h w d} rs, symbol[11:0](rd)	Store global
nop	addi x0, x0, 0	No operation
li rd, imm	<i>Different instructions</i>	Load immediate
mv rd, rs	addi rd, rs, 0	Copy register
not rd, rs	xori rd, rs, -1	1's complement
neg rd, rs	sub rd, x0, rs	2's complement
negw rd, rs	subw rd, x0, rs	2's complement word
la rd, symbol	auipc rd, symbol[31:12] addi rd, symbol[11:0]	Load address (non position independent code - non-PIC)

<code>la rd, symbol</code>	<code>auipc rd, symbol@GOT[31:12] l{w d} rd, symbol[11:0](rd)</code>	Load address (position independent code PIC)
<code>lla ra, symbol</code>	<code>auipc rd, symbol[31:12] addi rd, rd, symbol[11:0]</code>	Load local address
<code>lga rd, symbol</code>	<code>auipc rd, symbol@GOT[31:12] l{w d} rd, symbol@GOT[11:0](rd)</code>	Load global address

Pseudo instructions for extending and conditional bit setting		
Pseudo instruction	Base instruction(s)	Description
<code>sxt.{b h w} rd, rs</code>	different instructions	sign extend
<code>zext.{b h w} rd, rs</code>	different instructions	zero extend
<code>seqz rd, rs</code>	<code>sltiu rd, rs, 1</code>	<code>rd = (rs == 0)? 1:0</code>
<code>snez rd, rs</code>	<code>sltu rd, x0, rs</code>	<code>rd = (rs != 0)? 1:0</code>
<code>sltz rd, rs</code>	<code>slt rd, rs, x0</code>	<code>rd = (rs &lt; 0)? 1:0</code>
<code>sgtz rd, rs</code>	<code>slt rd, x0, rs</code>	<code>rd = (rs &gt; 0)? 1:0</code>

Pseudo instructions for conditional branching		
Pseudo instruction	Base instruction(s)	Description
<code>beqz rs, imm</code>	<code>beq rs, x0, imm</code>	if (rs == 0) PC+=imm
<code>bnez rs, imm</code>	<code>bne rs, x0, imm</code>	if (rs != 0) PC+=imm
<code>blez rs, imm</code>	<code>bge x0, rs, imm</code>	if (rs <= 0) PC+=imm
<code>bgez rs, imm</code>	<code>bge rs, x0, imm</code>	if (rs >= 0) PC+=imm
<code>bltz rs, imm</code>	<code>blt rs, x0, imm</code>	if (rs < 0) PC+=imm
<code>bgtz rs, imm</code>	<code>blt x0, rs, imm</code>	if (rs > 0) PC+=imm
<code>bgt rs, rt, imm</code>	<code>blt rt, rs, imm</code>	if (rs > rt) PC+=imm
<code>ble rs, rt, imm</code>	<code>bge rt, rs, imm</code>	if (rs <= rt) PC+=imm
<code>bgtu rs, rt, imm</code>	<code>bltu rt, rs, imm</code>	if (rs > rt) PC+=imm, unsign.
<code>bleu rs, rt, imm</code>	<code>bgeu rt, rs, imm</code>	if (rs <= rt) PC+=imm, unsign.

Pseudo instructions for unconditional jumping		
Pseudo instruction	Base instruction(s)	Description

<b>j imm</b>	<b>jal x0, imm</b>	PC += imm
<b>jal imm</b>	<b>jal x1, imm</b>	x1 = PC+4; PC += imm
<b>jr rs</b>	<b>jalr x0, rs, 0</b>	PC = rs
<b>jalr rs</b>	<b>jalr x1, rs, 0</b>	x1 = PC+4; PC = rs
<b>ret</b>	<b>jalr x0, x1, 0</b>	PC = x1
<b>call imm</b>	<b>auipc x6, imm[31:12] jalr x1, x6, imm[11:0]</b>	x1 = PC+4; PC = imm
<b>tail imm</b>	<b>auipc x6, imm[31:12] jalr x0, x6, imm[11:0]</b>	PC = imm

Application binary interface (ABI) and user-mode			
Register	ABI alias	Description	Saver
x0	zero	zero constant	-
x1	ra	return address	caller
x2	sp	stack pointer	callee / function
x3	gp	global pointer	- / should not be used from user
x4	tp	thread pointer	- / should not be used from user
x5-x7	t0-t2	temporaries	caller
x8	s0 / fp	saved / Frame pointer	callee / function
x9	s1	saved register	callee / function
x10-x11	a0-a1	function args. / return values	caller
x12-x17	a2-a7	function arguments	caller
x18-x27	s2-s11	saved registers	callee / function
x28-x31	t3-t6	temporaries	caller
pc	-	program counter	-