



## \* Syn IO




Sync I/O uses polling Technique.

## \* Asynch I/O




Asynch I/O using Interrupt Tech.

## \* Concept of device table




Device Status Table

## \* Interrupt Processing



## Interrupt-Handler ③


- ① Save context
- ② Get info about intr. from intr. Controller
- ③ Invoke ISR of corresponding intr.
- ④ Restore Execution Context (in CPU)
- ⑤ Return from intr.



\* In 8086 & ARM Cortex A arch,  
intr handler internally invokes ISR


\* In 8051, AVR, Cortex-M arch,  
intr Handler & ISR are same.

## \* Round Robin



$$T.\theta = 20$$

RIR



\* Timer HW used to generate intr periodically  
It is set as system timer or PIT (on x86 arch = 8253)  
Timer IC

\* Usually timer intr generated period is 1ms, 1ms or 10ms  
In Linux customization Config\_HZ can be set to  
100, 250, or 1000 → (Num of intr/sec)  
↓  
10ms 25ms 1ms



\* Current process remaining time can be done in each tick intr by timer ISR

Current\_PCB → time\_left--;

\* Sched 1st check if Time Quantum of current process is completed, if not it return same process id, otherwise it next process.

If (PCB → time\_left > 0)

return PCB → Pid;



## Context Switching

\* one process goes off the CPU and next process comes on CPU.