




IO mapped IO Vs Memory mapped IO





MOV, LD/ST - Instructions

MOV, LD/ST - Memory - 0
IN/OUT - IO - 1




CISC Vs RISC





Instruction pipeline (parallelism)



CPV cycles	Fetch	Decode	Execute
1	I1		
2	I2	I1	
3	I3	I2	I1
4	I4	I3	I2
5	I5	I4	I3

effectively per CPV cycle one instruction will be completed.

Pipeline Hazards

Control Hazard

① A = 10
② B = 20
③ CMP
④ Branch → T
⑤ A is greater
⑥ jump end
⑦ T: B is greater
⑧ end:

	F	D	E
I	①		
I	②	①	
I	③	②	①
I	④	③	②
I	⑤	④	③
I	⑥	⑤	④
I	⑦		

Data Hazard

A = 10
B = 20
MVL A, B
STA 0x---
==

	F	D	E
I	①		
I	②	①	
I	③	②	①
I	④	③	②
I	⑤	④	③
I			
I	⑥	⑤	④

} Halt

Structural Hazard

