



Advanced Micro-controllers - ARM

DESD @ Sunbeam Infotech



120 > Inter IC Communication.

- 1 Philips
- 2) Short distance common
- BUS PORTOCOI +5V

 SDA

 SCL

 Dev1 Dev2 Dev3 Dev4
- 4) Two wire (TWI)
- 3 Synchrosous proto col
- 6 Half dugkx
- The Wired AMD if any device pulls line to low level, effective line level will be low.

- 8) TTL level
- 9 Frequency 100 KHz-standard 400 KHz-Fast 1 MHz-Fast Plus
- (10) Applications
 RTC, EEPROM, LCD,
 7-seg Display, Accel,...
- Device addr > 7-bit

 -by roanfacturer

 -in dota sheet.

 -max addresses = 2⁷ = 128

 -120 devices on a bus

 few addr revered

 2.9. QQQ QQQQ:

 general Coll
- 12) moster-slave orech.
 > clock generation

 s control (stort | stop) (smann


- 13) Dit Beend
- odde bocket - odge bocket
- 15) rowlti byte write
- 16) souti byte read
- 17) Exor conditions
- 18) IDC 12 a

onuti-mouter bus


4 multiple devices are apable
of bearing moster on a bus

- Only one moster at a time.











Slave

- (19) I2C device is a state reachine.
- 20) Each operation success/ failure is represented by 5-bit status.
- 2) Error Conditions
 - @ bus erea
 - Pock Great
 - Carbitration Lost
 - a read overrun



STM32 I2C

- Multi-master capability: the same interface can act as Master or Slave
- I2C Master features: Clock generation, Start and Stop generation
- I2C Slave features: Dual Addressing Capability, Stop bit detection
- Generation and detection of 7-bit addressing and General Call
- Supports different communication speeds: 100 kHz and 400 kHz
- Status flags: Transmitter/Receiver mode flag, End-of-Byte transmission flag, I2C busy
- Error flags:
 - Arbitration lost condition for master mode
 - Acknowledgment failure after address/ data transmission
 - Detection of misplaced start or stop condition
 - Overrun/Underrun if clock stretching is disabled
- 2 Interrupt vectors: Successful Address/Data communication, Error
- Clock stretching



I2C address

(1) 7-bit addr


@ 10-5it adobr

STM32 I2C

* IZC is a state machine.

* State change after each operation!

*State change is represented in Statu reger IZC Statu is 5 bits.







Thank you!

Nilesh Ghule <nilesh@sunbeaminfo.com>

