



Advanced Micro-controllers - ARM

DESD @ Sunbeam Infotech



Agenda

Introduction

ARM Architecture Overview

ARMv7-AR Architecture

Programmer's Model
 Memory Systems

ARMv7-M Architecture

Programmer's Model

Memory Systems


Floating Point Extensions

ARM System Design

Software Development Tools



Processor Modes




- ARM has seven basic operating modes
 - Each mode has access to its own stack space and a different subset of registers
 - Some operations can only be carried out in a privileged mode

Software Interrupt is Used for OS System Colls

or a single exception	Mode	Description		SysCalls are from
(1) reset mode exception → exception	Supervisor (SVC)	Entered on reset and when a Supervisor call (earli		exposed by the kernel so that user
2) Software interrupt &	» FIQ	Entered when a high priority (fast) interrupt is raised		kernel functionality.
4) irg interrupt =	∍IRQ	Entered when a normal priority interrupt is raised	Privileged -	> Data processity, Control/Jump,
(5) prefetch about (5)	Abort	Used to handle memory access violations	modes	Status and manito
1 undet	<u>Undef</u>	Used to handle undefined instructions		• • •
	System	Privileged mode using the same registers as User mode		
	<u>User</u>	Mode under which most Applications / OS tasks run	Unprivileged mode	-> Data processity, Cantrol/Jump,



The ARM Register Set






The Registers

- ARM has 37 registers all of which are 32-bits long.
 - 1 dedicated program counter
 - 1 dedicated current program status register (cps->)
 - 5 dedicated saved program status registers (Sps-4)
 - 30 general purpose registers
- The current processor mode governs which of several banks is accessible. Each mode can access
 - a particular set of r0-r12 registers
 - a particular r13 (the stack pointer, sp) and r14 (the link register, lr)
 - the program counter, r15 (pc)
 - the current program status register, cpsr

Privileged modes (except System) can also access

a particular spsr (saved program status register)





Program Counter (r15)

- When the processor is executing in ARM state:
 - All instructions are 32 bits wide
 - All instructions must be word aligned (address or 4)
 - Therefore the pc value is stored in bits [31:2] with bits [1:0] undefined (as instruction cannot be halfword or byte aligned).
- When the processor is executing in Thumb state:
 - All instructions are 16 bits wide
 - All instructions must be halfword aligned
 - Therefore the pc value is stored in bits [31:1] with bit [0] undefined (as instruction cannot be byte aligned).
- When the processor is executing in Jazelle state:
 - All instructions are 8 bits wide
 - Processor performs a word access to read 4 instructions at once



LR revision

LR > link register,

8085/8051/AVR

CALL Func[®]

RET


Step 1: push addr of overt instrum on stack

Step 2: load func addr in PC.

Step 1: pop addr of next instruct

Step 2: pop addr of next instruct

Step 2: load that addr in PC.





Program Status Registers ra, #2 24 23 28 27 T1, #4 Q [de] NZC J SOBS 10, m

f)oas

Condition code flags N = Negative result from ALU

• \vee Z = Zero result from ALU

2) C = ALU operation Carried out

ightharpoonup V = ALU operation o Verflowed

- Sticky Overflow flag Q flag
 - Indicates if saturation has occurred

Saturated math e.s. SSAT, USAT

- SIMD Condition code bits GE[3:0]
 - Used by some SIMD instructions
- IF THEN status bits IT[abcde]
 - Controls conditional execution of Thumb instructions



IT[abc]

execution

16 15

(Byte code exec) : ع=T وا

GE[3:0]

status

ARM/Thumb state. J bit

GE[3:0] दि त्य ८१ ८०

~7, = 0 + 11/22

J = 1: Processor in Jazelle state

T = 1: Processor in Thumb state

70: Fig Enabled

10000

1100

occars:

(1) resel

@ fig_ 3 1rg

@ swi

(3) pabt

@ dopt

@ undef

T=1 (Thumb), T=0 (ARM)

(US~)

(SVC)

(wz)

(Pis)

'der

1: Fig Disable

mode

Mode bits

O. Ira Enabled,

1: Im Disubled

- Specify the processor mode
- Interrupt Disable bits

EA

I F

Contro

- = 1: Disables IRQ
- F = 1: Disables FIQ


E bit

- E = 0: Data load/store is little endian
- E = 1: Data load/store is bigendian
- A bit
 - A = 1: Disable imprecise data aborts



Exception Handling

- When an exception occurs, the core...
 - Copies CPSR into SPSR_<mode>
 - Sets appropriate CPSR bits
 - Change to ARM state (if appropriate) T= ₀
 - Change to exception mode
 - Disable interrupts (if appropriate)
 - Stores the return address in LR_<mode>
 - Sets PC to vector address
- exeception handler executer
- To return, exception handler needs to...
 - Restore CPSR from SPSR_<mode>
 - Restore PC from LR <mode>
 - Cores can enter ARM state or Thumb state when taking an exception
 - Controlled through settings in CP15 (coprocess or)
 - Note that v7-M and v6-M exception model is different



Vector table can also be at **0xFFFF0000** on most cores

0x1C

0x18

0x14

~~~

0x10

0x0C

~~


0x04

0x00

~~




## Exception handling process



- 1. Save processor status
  - Copies CPSR into SPSR <mode>
  - Stores the return address in LR <mode>
  - Adjusts LR based on exception type LR=LR-4
- 2. Change processor status for exception
  - Mode field bits
  - ARM or Thumb state

  - Sets PC to vector address
- 3. Execute exception handler
  - <users code>
- 4. Return to main application
  - Restore CPSR from SPSR <mode>
  - Restore PC from LR\_<mode>
- 1 and 2 performed automatically by the core
- 3 and 4 responsibility of software








## ARM7 core interrupt handling

#### LPC2148







Thank you!

Nilesh Ghule <nilesh@sunbeaminfo.com>

