Design, Analysis and Simulation of an I/O Link Second interim report

Carsten Bruns & Jakob Toft

Index Terms

High-Speed Data Links, Low-Power 10Gb/s link.

———————————————— ◆ ————————————————

1 CHOICE OF RX TOPOLOGY

FOR the receiver we made several choices with regard to what topology and types of elements to use. The general topology we chose to use for the receiver is depicted in figure 1.


Fig. 1: Transmitter top level topology

The overall transceiver was to be a low-power 10 Gb/s link, and as such the receiver part of the link has to be power efficient like the transmitter. Thus we choose to base our topology on the design used in [1], as this design implements a half-rate low-power link. As we chose to design our transmitter using half-rate clocking, it makes sense to implement a receiver with the same clock-rate, such that the clock can be forwarded to the receiver. We could have chosen not to forward the clock, but this would have generated the need to implement another clock-generator, which would add to the total power consumption.

Tuning of the termination impedance is done in the beginning of the receiver using several transistors and resistors in parallel, giving the possibility of tuning the impedance with a certain resolution.

The receiver is a 2-slice design as each slice is clocked at half-rate of the data, this introduces the need to implement a synchronizer after the slices but this can hopefully be implemented in low-power CMOS technology.

Each slice has a Track and Hold (sometimes called Sample and Hold) switch, depicted as "T/H" in figure 1.

For the buffer we chose to implement a VOA-3 differential amplifier as this should have a lower power penalty than a VOA-1 or VOA-2, and it is simpler to size than the VOA-4 amplifier. The VOA-3 differential amplifier utilizes a differential switched load in order to obtain

a tunable offset, the tunable load is implemented through using several slices of transistors in the differential load.

For the strong-arm latch we chose to try and do our implementation with only one SAL instead of the two the use in [1], in the hope of reducing the power consumption. If the load that the SAL needs to drive is too big to obtain the desired BW, we may need to introduce another SAL or re-think our receiver design.

We decided to not use CTLE nor DFE in the initial topology as these increase the power complexity of the receiver, we may need to add one or both of these later on if our signal needs more equalization.

2 RECEIVER SCHEMATICS

The top-level schematic of our receiver is shown in figure 2. It conists of two of the receiver slices shown in figure 4 and an input impedance tuning circuit shown in figure 3. Each slice consists of a track-and-hold (simply a transistor together with the input capacitance of the next stage), a variable offset amplifier (figure 5), a strongARM latch (figure 6) and a RS-flipflop like in figure 7 as final stage.
The input impedance tuning circuit consists of a fixed portion and switched resistors which are doubled in size between each bit. Same is true for the tuneable load in the voltage amplifier, here also each transistor width is doubled for the next bit.

Scaling of transistors in the receiver was done element-wise. We started by sizing the RS-flipflop as we knew this needed to be able to drive a load of 20fF. Sizing of the RS-flipflop was done by estimating the required output resistance that would result in the desired bandwidth (5Gb/s), then simulating with the estimated values and then monkey-tuning the sizes until the wave-forms seemed acceptable.

From the RS-flipflop we went backwards in the receiver, sizing the strongARM-latch afterwards, then the buffer, then the T/H, and finally the impedance tuning of the receiver.

The sizing was done for one slice, and the second slice will use the same parameters, as they should experience the same load.

The final used transistor scalings and control voltages are shown in table 1.

type	value
termination resistor (fixed, parallel)	131 Ω
termination resistor (switched, smallest)	220 Ω
termination nmos switch	20 μm
track-and-hold pmos	20 μm
VOA differential nmos	2 μm
VOA nmos current source	16 μm
VOA load pmos (smallest)	400 nm
VOA pctl pass	10 μm
pctl	757 mV
nctl	320 mV
strongARM clk nmos	2 μm
strongARM input nmos	2 μm
strongARM inverter nmos	300 nm
strongARM inverter pmos	600 nm
strongARM reset pmos (output pull)	750 nm
strongARM reset pmos (sense short)	200 nm
RS-flipflop nmos	2 μm
RS-flipflop pmos	2 μm

TABLE 1: Used transistor sizes

Fig. 2: Receiver top level circuit

Fig. 3: Receiver input impedance tuning circuit

Fig. 4: Receiver slice circuit

(a) Variable offset amplifier

(b) scaled p-channel devices

Fig. 5: Variable offset amplifier (buffer). The devices I4 and I5 are multiple p-channel transistors scaled in size connected like shown in part (b).

Fig. 6: StrongARM latch

Fig. 7: RS-FlipFlop

3 SIMULATIONS

Figure 10 shows the output of the stongARM latch for alternating data at the input for 6 UI. For the simulation a data pattern of 11001100 was feed into the input of the receiver. As we have two slices with half-rate clocking this results in alternating data for one of the slices. To degenerate the signal and take the limited bandwith of the channel into account a RC circuit was used at the receiver input resulting in the *in+* and *in-* signals. The *set* and *reset* signals are the direct outputs of the strongARM circuit and the *RS_out* signal is one of the RS-FlipFlop outputs.

The frequency response of the variable offset amplifier (VOA) is shown in figure 8 and its ac noise response is drawn in figure 9.


Fig. 8: VOA frequency response


Fig. 9: VOA ac noise response

Fig. 10: Transient waveform for alternating data at the output of the strongARM latch

In figure 11 the CDF and PDF for a single receiver slice are shown. As hysteresis was greater

than the noise (resulting in a step function as CDF) the simulation was done with scaling transient noise by a factor of four. Therefore to get the right values for the noise the x-axis has to be divided by 4. The simulation should be run a bit longer to see the full CDF/PDF.


(a) CDF

Fig. 11: Input referred transient noise for a single RX slice

The eye diagram for 10.000 UI at the receiver output is given in figure 12. The outputs of both receiver slices are shown in the eye diagram.

Fig. 12: Eye diagram at the receiver output for 10.000 UI

4 IMPEDANCE AND OFFSET TUNING

To tune the input impedance of the receiver the input consists of a fixed portion and six resistors which can be switched on, doubled in size between each of them (see section 2). The resulting input impedance values for different codes are shown in figure 13. The tuning ranges from $70\,\Omega$ to $130\,\Omega$. Note that this tuning is not linear but as the best code has to be searched for the running link anyway, this leads only to small performance degradation as the tuning is more coarse for higher impedance values as for lower values.

Fig. 13: Receiver input impedance tuning range

The variable offset voltage amplifier enables cancellation of offset voltages (e.g. due to mismatch in the differential pair of the strongARM latch). The achieved offset voltage over input code is shown in figure 14. It ranges from -100 mV to 100 mV and is pretty much linear. The LSB of the offset tuner gives a tuning of somewhere between 2.55mV and 8.03mV to the offset, these two values are the extremes of the difference in tuning the LSB has.


Fig. 14: VOA offset voltage tuning range

5 POWER CONSUMPTION

The power consumption at 10 Gb/s PRBS15 data and 1 V power supply is shown in table 2. The complete receiver consists of two receiver slices, each of them of VOA, strongARM and RS-FlipFlop (see section 2).

component	consumed power
complete receiver	2104 μW
clock buffers	1814 μW
receiver slice	136,3 μW
VOA	32,58 μW
strongARM	46,07 μW
RS-FlipFlop	57,66 μW

TABLE 2: Receiver power consumption at 10 Gb/s PRBS15 data and 1 V power supply

As it can be observed the total power consumption of the receiver is 2.104mA, which at 1V gives a power consumption of 2.104mW, resulting in a energy consumption of 2.104mJ per second. This gives that the energy per bit is 0.2104 pJ per bit, it seems like the power consumption of receiver is pretty decent and that future work, in reducing power consumption of the link, should be done on the transmitter.

6 RECEIVER SPECIFICATIONS TABLE

In table 3 the specifications for the receiver is listed

	Min.	Max.	Avg.	Unit
Termination impedance	70	130	100	Ω
Impedance resolution	0.0087	2.289	0.858	Ω
VOA offset	-100	100	0.0	mV
Offset resolution	2.55	8.03	3.19	mV

TABLE 3: Partial specification table for the receiver

The resolution of the Impedance and Offset both have a maximum and minimum value in the table, as some steps are smaller than others, due to the tuning not being perfectly linear, the max value do give an indication of the worst case scenario.

7 BIBLIOGRAPHY

REFERENCES

[1] Frank OMahony.... A 47 10 Gb/s 1.4 mW/Gb/s Parallel Interface in 45 nm CMOS, 2010.