1	in_use Opcode	Extended Name	Specific	variant
2	UNALLOCATED		-	
3	BAD			
4	Branch, exception ge	ner		
5	Compare _ Branch (in			
6	CBZ	32_bit		32_bit
7	CBNZ	32_bit		32_bit
8	CBZ	64_bit		64_bit
9	CBNZ	64_bit		64_bit
10	Test & branch (immed	liate		
11	TBZ			
12	TBNZ			
13	Conditional branch (ir	nme		
14	B_cond			
15	Exception generation			
16	SVC			
17	HVC			
18	SMC			
19	BRK			
20	HLT			
21	DCPS1			
22	DCPS2			
23	DCPS3			
24	System			
25	MSR	immediate	immediate	
26	HINT			
27	CLREX			
28	DSB			
29	DMB			
30	ISB			
31	SYS			
32	MSR	register	register	
33	SYSL			
34	MRS	(m)		
35	Unconditional branch	(Leć		
36	BR BLD			
37	BLR			
38	RET			
39	ERET			

40 DRPS 41 Unconditional branch (im 42 B 43 BL 44 Loads and stores 45 Load/store exclusive 46 STXRB 47 STLXRB 48 LDXRB 49 LDAXRB 50 STLRB 51 LDARB 52 STXRH 53 STLXRH 54 LDXRH 55 LDAXRH 55 LDAXRH 56 STLRH 57 LDARH 57 LDARH 58 STXR 32_bit 60 STXP 32_bit 61 STLXP 32_bit 62 LDXR 32_bit 63 LDAXR 32_bit 64 LDYP 32_bit 65 LDAYR 65 LDAYR 32_bit 66 STLR 32_bit 67 LDARR 32_bit 68 STXR 32_bit 69 STLXR 32_bit 69 STLXR 32_bit 60 STLXR 32_bit 61 STLXP 32_bit 62 LDXR 32_bit 63 LDAXR 32_bit 64 LDYP 32_bit 65 LDAXR 32_bit 66 STLR 32_bit 67 LDAR 32_bit 68 STXR 32_bit 69 STLXR 64_bit 60 STXR 64_bit 61 STLXP 64_bit 62 LDXR 64_bit 63 LDAXR 64_bit	1	in_use	Opcode	Extended Name	Specific	variant		
### ### ### ### ### ### ### ### ### ##	40		DRPS					
### BECOMPTION OF STEAM SETTING THE PROPERTY OF STEAM SETTING	41	Unconditional branch (im						
Loads and stores Load/store exclusive								
	43							
46 STXRB 47 STLXRB 48 LDXRB 49 LDAXRB 50 STLRB 51 LDARB 52 STXRH 53 STLXRH 54 LDXRH 55 LDAXRH 55 LDAXRH 56 STLRH 57 LDARH 58 STXR 32_bit 59 STLXR 32_bit 60 STXP 32_bit 61 STLXP 32_bit 62 LDXR 32_bit 63 LDAXR 32_bit 64 LDXR 32_bit 65 LDAXR 32_bit 66 STLR 32_bit 67 LDARR 32_bit 68 STXR 32_bit 69 STLXR 32_bit 60 STXP 32_bit 61 STLXP 32_bit 62 LDXR 32_bit 63 LDAXR 32_bit 64 LDXR 32_bit 65 LDAXR 32_bit 66 STLR 32_bit 67 LDAR 32_bit 68 STXR 32_bit 69 STLR 32_bit 69 STLR 32_bit 60 STXP 32_bit 61 STLR 32_bit 62 LDXR 32_bit 63 LDAXR 32_bit 64 LDXP 32_bit 65 LDAXR 32_bit 66 STLR 32_bit 67 LDAR 32_bit 68 STXR 64_bit 69 STLXR 64_bit 69 STLXR 64_bit 69 STLXR 64_bit 60 STLXR 64_bit 61 STLXR 64_bit 62 LDXR 64_bit 63 LDAXR 64_bit 64 LDXR 64_bit 64 LDXR 64_bit 65 LDAXR 64_bit 66 STLXR 64_bit 67 LDAXR 64_bit 68 STXP 64_bit 69 STLXR 64_bit 60 STLXR 64_bit 61 STLXR 64_bit 62 LDXR 64_bit 63 LDAXR 64_bit 64 LDXR 64_bit	44	Loa	ds and stores					
47 STLXRB 48 LDXRB 49 LDAXRB 50 STLRB 51 LDARB 51 LDARB 52 STXRH 53 STLXRH 54 LDXRH 55 LDAXRH 55 LDAXRH 56 STLRH 57 LDARH 58 STXR 32_bit 60 STLXR 32_bit 61 STLXP 32_bit 62 LDXR 32_bit 62 LDXR 32_bit 63 LDAXR 32_bit 64 LDXR 32_bit 65 LDAXR 32_bit 66 STLXP 32_bit 67 LDAR 32_bit 68 STLR 32_bit 69 STLXR 32_bit 69 STLXR 32_bit 69 STLXR 32_bit 69 STLR 64_bit 60 STLR 64_bit 61 STLR 64_bit 62 LDXR 64_bit 63 LDAXR 64_bit 64 LDAR 64_bit 65 LDAR 64_bit 66 STLR 64_bit 67 LDAR 64_bit 68 STXR 64_bit 69 STLXR 64_bit 69 STLXR 64_bit 60 STLXP 64_bit 61 STLXP 64_bit 62 LDXR 64_bit 63 LDAXR 64_bit	45	L	oad/store exclus	sive				
48 LDXRB 49 LDAXRB 50 STLRB 51 LDARB 52 STXRH 53 STLXRH 54 LDXRH 55 LDAXRH 56 STLRH 57 LDARH 58 STXR 32_bit 60 STXP 32_bit 61 STLXP 32_bit 62 LDXR 32_bit 63 LDAXR 32_bit 64 LDXP 32_bit 65 LDAXR 32_bit 66 STLRH 67 LDARR 32_bit 68 STXR 32_bit 69 STXP 32_bit 60 STXP 32_bit 61 STLXP 32_bit 62 LDXR 32_bit 63 LDAXR 32_bit 64 LDXP 32_bit 65 LDAXR 32_bit 66 STLR 32_bit 67 LDAXR 32_bit 68 STXR 64_bit 69 STLXR 64_bit 70 STXP 64_bit 71 STLXP 64_bit 72 LDXR 64_bit 73 LDAXR 64_bit 74 LDXP 64_bit 75 LDAXR 64_bit 76 STLR 64_bit 77 G4_bit 78 G4_bit 79 G4_bit 70 STXP 64_bit 71 STLXP 64_bit 72 LDXR 64_bit 73 LDAXR 64_bit 74 LDXP 64_bit 75 LDAXP 64_bit 76 STLR 64_bit 77 G4_bit 78 G4_bit 79 G4_bit 79 G4_bit 70 STXP 64_bit 71 STLXP 64_bit 72 LDXR 64_bit 73 LDAXR 64_bit 74 LDXP 64_bit 75 LDAXP 64_bit 76 G4_bit 77 G4_bit 78 G4_bit 79 G4_bit 79 G4_bit 70 STLR 64_bit 70 G4_bit 71 STLXP 64_bit 72 LDXR 64_bit 73 LDAXR 64_bit 74 LDXP 64_bit 75 LDAXP 64_bit 76 G4_bit 77 G4_bit 77 G4_bit 78 G4_bit 79	46		STXRB					
49 LDAXRB 50 STLRB 51 LDARB 52 STXRH 53 STLXRH 54 LDXRH 55 LDAXRH 56 STLRH 57 LDARH 58 STXR 32_bit 60 STXR 32_bit 61 STLXP 32_bit 62 LDXR 32_bit 63 LDAXR 32_bit 64 LDXR 32_bit 65 LDAXR 32_bit 66 STLXP 32_bit 67 LDAR 32_bit 68 STXR 32_bit 69 STLXR 32_bit 60 STXP 32_bit 61 STLXP 32_bit 62 LDXR 32_bit 63 LDAXR 32_bit 64 LDXP 32_bit 65 LDAXR 32_bit 66 STLR 32_bit 67 LDAXP 32_bit 68 STXR 32_bit 69 STLR 32_bit 69 STLXR 64_bit 69 STLXR 64_bit 69 STLXR 64_bit 60 STXP 64_bit 61 STLXP 64_bit 62 LDXR 64_bit 63 STLXR 64_bit 64_bit 65 LDAXR 64_bit 66 STLXR 64_bit 67 LDAXR 64_bit 68 STXR 64_bit 69 STLXR 64_bit 69 STLXR 64_bit 60 STLXR 64_bit 61 STLXP 64_bit 62 LDXR 64_bit 63 LDAXR 64_bit	47							
50 STLRB 51 LDARB 52 STXRH 53 STLXRH 54 LDXRH 55 LDAXRH 56 STLRH 57 LDARH 58 STXR 32_bit 59 STLXR 32_bit 60 STXP 32_bit 61 STLXP 32_bit 62 LDXR 32_bit 63 LDAXR 32_bit 63 LDAXR 32_bit 64 LDXP 32_bit 65 LDAXR 32_bit 66 STLR 32_bit 66 STLR 32_bit 67 LDAR 32_bit 68 STXR 64_bit 69 STLXR 64_bit 69 STLXR 64_bit 70 STXP 64_bit 71 STLYP 64_bit 72 LDAXR 64_bit <tr< th=""><th>48</th><td></td><td></td><td></td><td></td><td></td></tr<>	48							
51 LDARB 52 STXRH 53 STLXRH 54 LDXRH 55 LDAXRH 56 STLRH 57 LDARH 58 STXR 32_bit 59 STLXR 32_bit 60 STXP 32_bit 61 STLXP 32_bit 62 LDXR 32_bit 63 LDAXR 32_bit 64 LDXP 32_bit 65 LDAXP 32_bit 66 STLR 32_bit 67 LDAR 32_bit 68 STXR 64_bit 69 STLXR 64_bit 69 STLXR 64_bit 70 STXP 64_bit 71 STLXP 64_bit 72 LDXR 64_bit 73 LDXR 64_bit 74 LDXP 64_bit 75 LDXP 64_bit 76 STLR 64_bit	49							
52 STXRH 53 STLXRH 54 LDXRH 55 LDAXRH 56 STLRH 57 LDARH 58 STXR 32_bit 59 STLXR 32_bit 60 STXP 32_bit 61 STLXP 32_bit 62 LDXR 32_bit 63 LDAXR 32_bit 64 LDXP 32_bit 65 LDAXP 32_bit 66 STLR 32_bit 66 STLR 32_bit 67 LDAR 32_bit 68 STXR 64_bit 69 STLXR 64_bit 69 STLXR 64_bit 70 STXP 64_bit 71 STLXP 64_bit 72 LDXR 64_bit 73 LDAXR 64_bit 74 LDXP 64_bit 75 LDAXP 64_bit 76 STLR 64_bit <th>50</th> <td></td> <td></td> <td></td> <td></td> <td></td>	50							
53 STLXRH 54 LDXRH 55 LDAXRH 56 STLRH 57 LDARH 58 STXR 32_bit 59 STLXR 32_bit 60 STXP 32_bit 61 STLXP 32_bit 62 LDXR 32_bit 63 LDAXR 32_bit 64 LDXP 32_bit 65 LDAXP 32_bit 66 STLR 32_bit 67 LDAR 32_bit 68 STXR 64_bit 69 STLXR 64_bit 69 STLXR 64_bit 69 STLXR 64_bit 64_bit 64_bit 70 STXP 64_bit 64_bit 64_bit 72 LDXR 64_bit 73 LDXR 64_bit 74 LDXP 64_bit 75 LDAXP 64_bit 76 STLR 64_bit								
54 LDXRH 55 LDAXRH 56 STLRH 57 LDARH 58 STXR 32_bit 59 STLXR 32_bit 60 STXP 32_bit 61 STLXP 32_bit 62 LDXR 32_bit 63 LDAXR 32_bit 64 LDXP 32_bit 65 LDAXP 32_bit 65 LDAXP 32_bit 66 STLR 32_bit 67 LDAR 32_bit 68 STXR 64_bit 69 STLXR 64_bit 69 STLXR 64_bit 69 STLXR 64_bit 70 STXP 64_bit 71 STLXP 64_bit 72 LDXR 64_bit 73 LDXR 64_bit 74 LDXP 64_bit 75 LDAXP 64_bit 76 STLR 64_bit								
55 LDAXRH 56 STLRH 57 LDARH 58 STXR 32_bit 59 STLXR 32_bit 60 STXP 32_bit 61 STLXP 32_bit 62 LDXR 32_bit 63 LDAXR 32_bit 64 LDXP 32_bit 65 LDAXP 32_bit 66 STLR 32_bit 67 LDAR 32_bit 68 STXR 64_bit 69 STLXR 64_bit 69 STLXR 64_bit 64_bit 64_bit 70 STXP 64_bit 64_bit 64_bit 72 LDXR 64_bit 73 LDAXR 64_bit 74 LDXP 64_bit 75 LDAXP 64_bit 76 STLR 64_bit								
56 STLRH 57 LDARH 58 STXR 32_bit 59 STLXR 32_bit 60 STXP 32_bit 61 STLXP 32_bit 62 LDXR 32_bit 63 LDAXR 32_bit 64 LDXP 32_bit 65 LDAXP 32_bit 66 STLR 32_bit 67 LDAR 32_bit 68 STXR 64_bit 69 STLXR 64_bit 69 STLXR 64_bit 70 STXP 64_bit 71 STLXP 64_bit 72 LDXR 64_bit 73 LDAXR 64_bit 74 LDXP 64_bit 75 LDAXP 64_bit 76 STLR 64_bit								
57 LDARH 58 STXR 32_bit 32_bit 59 STLXR 32_bit 32_bit 60 STXP 32_bit 32_bit 61 STLXP 32_bit 32_bit 62 LDXR 32_bit 32_bit 63 LDAXR 32_bit 32_bit 64 LDXP 32_bit 32_bit 65 LDAXP 32_bit 32_bit 66 STLR 32_bit 32_bit 67 LDAR 32_bit 32_bit 68 STXR 64_bit 64_bit 69 STLXR 64_bit 64_bit 70 STXP 64_bit 64_bit 71 STXP 64_bit 64_bit 72 LDXR 64_bit 64_bit 73 LDXR 64_bit 64_bit 74 LDXP 64_bit 64_bit 75 LDAXP 64_bit 64_bit 76 STLR 64_bit 64_bit								
58 STXR 32_bit 32_bit 59 STLXR 32_bit 32_bit 60 STXP 32_bit 32_bit 61 STLXP 32_bit 32_bit 62 LDXR 32_bit 32_bit 63 LDAXR 32_bit 32_bit 64 LDXP 32_bit 32_bit 65 LDAXP 32_bit 32_bit 66 STLR 32_bit 32_bit 67 LDAR 32_bit 32_bit 68 STXR 64_bit 64_bit 69 STLXR 64_bit 64_bit 70 STXP 64_bit 64_bit 71 STXP 64_bit 64_bit 72 LDXR 64_bit 64_bit 73 LDAXR 64_bit 64_bit 74 LDXP 64_bit 64_bit 75 LDAXP 64_bit 64_bit 76 STLR 64_bit 64_bit								
59 STLXR 32_bit 32_bit 60 STXP 32_bit 32_bit 61 STLXP 32_bit 32_bit 62 LDXR 32_bit 32_bit 63 LDAXR 32_bit 32_bit 64 LDXP 32_bit 32_bit 65 LDAXP 32_bit 32_bit 66 STLR 32_bit 32_bit 67 LDAR 32_bit 32_bit 68 STXR 64_bit 64_bit 69 STLXR 64_bit 64_bit 70 STXP 64_bit 64_bit 71 STLXP 64_bit 64_bit 72 LDXR 64_bit 64_bit 73 LDAXR 64_bit 64_bit 74 LDXP 64_bit 64_bit 75 LDAXP 64_bit 64_bit 76 STLR 64_bit 64_bit								
60 STXP 32_bit 32_bit 61 STLXP 32_bit 32_bit 62 LDXR 32_bit 32_bit 63 LDAXR 32_bit 32_bit 64 LDXP 32_bit 32_bit 65 LDAXP 32_bit 32_bit 66 STLR 32_bit 32_bit 67 LDAR 32_bit 32_bit 68 STXR 64_bit 64_bit 69 STLXR 64_bit 64_bit 70 STXP 64_bit 64_bit 71 STLXP 64_bit 64_bit 72 LDXR 64_bit 64_bit 73 LDAXR 64_bit 64_bit 74 LDXP 64_bit 64_bit 75 LDAXP 64_bit 64_bit 76 STLR 64_bit 64_bit								
61 STLXP 32_bit 32_bit 62 LDXR 32_bit 32_bit 63 LDAXR 32_bit 32_bit 64 LDXP 32_bit 32_bit 65 LDAXP 32_bit 32_bit 66 STLR 32_bit 32_bit 67 LDAR 32_bit 32_bit 68 STXR 64_bit 64_bit 69 STLXR 64_bit 64_bit 70 STXP 64_bit 64_bit 71 STLXP 64_bit 64_bit 72 LDXR 64_bit 64_bit 73 LDAXR 64_bit 64_bit 74 LDXP 64_bit 64_bit 75 LDAXP 64_bit 64_bit 76 STLR 64_bit 64_bit								
62 LDXR 32_bit 32_bit 63 LDAXR 32_bit 32_bit 64 LDXP 32_bit 32_bit 65 LDAXP 32_bit 32_bit 66 STLR 32_bit 32_bit 67 LDAR 32_bit 32_bit 68 STXR 64_bit 64_bit 69 STLXR 64_bit 64_bit 70 STXP 64_bit 64_bit 71 STLXP 64_bit 64_bit 72 LDXR 64_bit 64_bit 73 LDAXR 64_bit 64_bit 74 LDXP 64_bit 64_bit 75 LDAXP 64_bit 64_bit 76 STLR 64_bit 64_bit								
63 LDAXR 32_bit 32_bit 64 LDXP 32_bit 32_bit 65 LDAXP 32_bit 32_bit 66 STLR 32_bit 32_bit 67 LDAR 32_bit 32_bit 68 STXR 64_bit 64_bit 69 STLXR 64_bit 64_bit 70 STXP 64_bit 64_bit 71 STLXP 64_bit 64_bit 72 LDXR 64_bit 64_bit 73 LDAXR 64_bit 64_bit 74 LDXP 64_bit 64_bit 75 LDAXP 64_bit 64_bit 76 STLR 64_bit 64_bit								
64 LDXP 32_bit 32_bit 65 LDAXP 32_bit 32_bit 66 STLR 32_bit 32_bit 67 LDAR 32_bit 32_bit 68 STXR 64_bit 64_bit 69 STLXR 64_bit 64_bit 70 STXP 64_bit 64_bit 71 STLXP 64_bit 64_bit 72 LDXR 64_bit 64_bit 73 LDAXR 64_bit 64_bit 74 LDXP 64_bit 64_bit 75 LDAXP 64_bit 64_bit 76 STLR 64_bit 64_bit								
65 LDAXP 32_bit 32_bit 66 STLR 32_bit 32_bit 67 LDAR 32_bit 32_bit 68 STXR 64_bit 64_bit 69 STLXR 64_bit 64_bit 70 STXP 64_bit 64_bit 71 STLXP 64_bit 64_bit 72 LDXR 64_bit 64_bit 73 LDAXR 64_bit 64_bit 74 LDXP 64_bit 64_bit 75 LDAXP 64_bit 64_bit 76 STLR 64_bit 64_bit								
66 STLR 32_bit 67 LDAR 32_bit 68 STXR 64_bit 69 STLXR 64_bit 70 STXP 64_bit 71 STLXP 64_bit 72 LDXR 64_bit 73 LDAXR 64_bit 74 LDXP 64_bit 75 LDAXP 64_bit 76 STLR 64_bit								
67 LDAR 32_bit 68 STXR 64_bit 69 STLXR 64_bit 70 STXP 64_bit 71 STLXP 64_bit 72 LDXR 64_bit 73 LDAXR 64_bit 74 LDXP 64_bit 75 LDAXP 64_bit 76 STLR 64_bit								
68 STXR 64_bit 64_bit 69 STLXR 64_bit 64_bit 70 STXP 64_bit 64_bit 71 STLXP 64_bit 64_bit 72 LDXR 64_bit 64_bit 73 LDAXR 64_bit 64_bit 74 LDXP 64_bit 64_bit 75 LDAXP 64_bit 64_bit 76 STLR 64_bit 64_bit								
69 STLXR 64_bit 64_bit 70 STXP 64_bit 64_bit 71 STLXP 64_bit 64_bit 72 LDXR 64_bit 64_bit 73 LDAXR 64_bit 64_bit 74 LDXP 64_bit 64_bit 75 LDAXP 64_bit 64_bit 76 STLR 64_bit 64_bit								
70 STXP 64_bit 64_bit 71 STLXP 64_bit 64_bit 72 LDXR 64_bit 64_bit 73 LDAXR 64_bit 64_bit 74 LDXP 64_bit 64_bit 75 LDAXP 64_bit 64_bit 76 STLR 64_bit 64_bit								
71 STLXP 64_bit 64_bit 72 LDXR 64_bit 64_bit 73 LDAXR 64_bit 64_bit 74 LDXP 64_bit 64_bit 75 LDAXP 64_bit 64_bit 76 STLR 64_bit 64_bit								
72 LDXR 64_bit 64_bit 73 LDAXR 64_bit 64_bit 74 LDXP 64_bit 64_bit 75 LDAXP 64_bit 64_bit 76 STLR 64_bit 64_bit								
73 LDAXR 64_bit 64_bit 74 LDXP 64_bit 64_bit 75 LDAXP 64_bit 64_bit 76 STLR 64_bit 64_bit				_				
74 LDXP 64_bit 64_bit 75 LDAXP 64_bit 64_bit 76 STLR 64_bit 64_bit								
75 LDAXP 64_bit 64_bit 64_bit 64_bit								
76 STLR 64_bit 64_bit								
				_		_		
77 LDAR 64_bit 64 bit								
-	77		LDAR	64_bit		64_bit		

1	in_use	Opcode	Extended Name	Specific	variant
78		Load register (literal)		
79		LDR	literal_32_bit	literal	32_bit
80		LDR	literal_SIMD_FP_32_bit	literal_SIMD_FP	32_bit
81		LDR	literal_64_bit	literal	64_bit
82		LDR	literal_SIMD_FP_64_bit	literal_SIMD_FP	64_bit
83		LDRSW	literal	literal	
84		LDR	literal_SIMD_FP_128_bit	literal_SIMD_FP	128_bit
85		PRFM	literal	literal	_
86		Load/store no-alloca	ite pa		
87		STNP	32_bit		32_bit
88		LDNP	_ 32_bit		_ 32_bit
89		STNP	SIMD_FP_32_bit	SIMD_FP	32_bit
90		LDNP	SIMD_FP_32_bit	SIMD_FP	32_bit
91		STNP	SIMD_FP_64_bit	SIMD_FP	64_bit
92		LDNP	SIMD_FP_64_bit	SIMD FP	64_bit
93		STNP	64_bit		64_bit
94		LDNP	64_bit		64_bit
95		STNP	SIMD_FP_128_bit	SIMD_FP	128_bit
96		LDNP	SIMD FP 128 bit	SIMD_FP	128_bit
97		Load/store register p		01WID_11	120_51
98		STP .	`` 1_32_bit		1 32_bit
99		LDP	1_32_bit		1 32_bit
100		STP	SIMD_FP_1_32_bit	SIMD_FP_1	32_bit
101		LDP	SIMD_FP_1_32_bit	SIMD_FP_1	32_bit
102		LDPSW	Post_index		Post_index
103		STP	SIMD_FP_1_64_bit	SIMD_FP_1	64_bit
104		LDP	SIMD_FP_1_64_bit	SIMD_FP_1	64_bit
105		STP	1_64_bit		1 64_bit
106		LDP	1_64_bit		1 64_bit
107		STP	SIMD_FP_1_128_bit	SIMD_FP_1	128_bit
108		LDP	SIMD_FP_1_128_bit	SIMD_FP_1	128_bit
109		Load/store register p	pair (c		
110		STP	2_32_bit		2 32_bit
111		LDP	2_32_bit		2 32_bit
112		STP	SIMD_FP_2_32_bit	SIMD_FP_2	32_bit

113	1	in_use	Opcode	Extended Name	Specific	variant
115 STP SIMD_FP_2_64_bit SIMD_FP_2 64_bit 116 LDP SIMD_FP_2_64_bit SIMD_FP_2 64_bit 117 STP 2_64_bit 2_64_bit 2_64_bit 118 LDP 2_64_bit 2_64_bit 2_64_bit 119 STP SIMD_FP_2_128_bit SIMD_FP_2 128_bit 119 STP SIMD_FP_2_128_bit SIMD_FP_2 128_bit 120 LDP SIMD_FP_2_128_bit SIMD_FP_2 128_bit 121 Load/store register pair (r 3_32_bit 3_32_bit 3_32_bit 123 LDP 3_32_bit SIMD_FP_3 32_bit 124 STP SIMD_FP_3_32_bit SIMD_FP_3 32_bit 125 LDP SIMD_FP_3_64_bit SIMD_FP_3 64_bit 126 LDPS SIMD_FP_3_64_bit SIMD_FP_3 64_bit 129 STP 3_64_bit SIMD_FP_3 128_bit 130 LDP 3_64_bit SIMD_FP_3 128_bit	113	_	LDP	SIMD_FP_2_32_bit	SIMD_FP_2	32_bit
115 STP SIMD_FP_2_64_bit SIMD_FP_2 64_bit 116 LDP SIMD_FP_2_64_bit SIMD_FP_2 64_bit 117 STP 2_64_bit 2_64_bit 2_64_bit 118 LDP 2_64_bit 2_64_bit 2_64_bit 119 STP SIMD_FP_2_128_bit SIMD_FP_2 128_bit 119 STP SIMD_FP_2_128_bit SIMD_FP_2 128_bit 120 LDP SIMD_FP_2_128_bit SIMD_FP_2 128_bit 121 Load/store register pair (r 3_32_bit 3_32_bit 3_32_bit 123 LDP 3_32_bit SIMD_FP_3 32_bit 124 STP SIMD_FP_3_32_bit SIMD_FP_3 32_bit 125 LDP SIMD_FP_3_64_bit SIMD_FP_3 64_bit 126 LDPS SIMD_FP_3_64_bit SIMD_FP_3 64_bit 129 STP 3_64_bit SIMD_FP_3 128_bit 130 LDP 3_64_bit SIMD_FP_3 128_bit	114		LDPSW	Signed offset		Signed offset
116 LDP SIMD_FP_2_64_bit SIMD_FP_2 64_bit 117 STP 2_64_bit 2_64_bit 2_64_bit 118 LDP 2_64_bit 2_64_bit 119 STP SIMD_FP_2_128_bit SIMD_FP_2 128_bit 120 LDP SIMD_FP_2_128_bit SIMD_FP_2 128_bit 121 Load/store register pair (r r 3_32_bit 3_32_bit 3_32_bit 122 STP 3_32_bit 3_32_bit 3_32_bit 3_32_bit 123 LDP 3_32_bit SIMD_FP_3 3_2_bit 124 STP SIMD_FP_3_32_bit SIMD_FP_3 3_2_bit 125 LDP SIMD_FP_3_32_bit SIMD_FP_3 3_2_bit 126 LDPSW Pre_index Pre_index Pre_index 127 STP SIMD_FP_3_64_bit SIMD_FP_3 64_bit 128 LDP 3_64_bit SIMD_FP_3 64_bit 130 LDP 3_64_bit SIMD_FP_3 128_bit			STP		SIMD FP 2	
117 STP 2_64_bit 2_64_bit 2_64_bit 2_64_bit 2_64_bit 118 LDP 2_64_bit			LDP			_
118 LDP 2_64_bit 2_64_bit 119 STP SIMD_FP_2_128_bit SIMD_FP_2 128_bit 120 LDP SIMD_FP_2_128_bit SIMD_FP_2 128_bit 121 Load/store register pair (r *** 122 STP 3_32_bit 3_32_bit 3_32_bit 123 LDP 3_32_bit SIMD_FP_3 32_bit 124 STP SIMD_FP_3_32_bit SIMD_FP_3 32_bit 125 LDP SIMD_FP_3_32_bit SIMD_FP_3 32_bit 126 LDPSW Pre_index Pre_index 127 STP SIMD_FP_3_64_bit SIMD_FP_3 64_bit 128 LDP SIMD_FP_3_64_bit SIMD_FP_3 64_bit 129 STP 3_64_bit SIMD_FP_3 64_bit 130 LDP 3_64_bit SIMD_FP_3 128_bit 131 STP SIMD_FP_3_128_bit SIMD_FP_3 128_bit 132 LDUR SIMD_FP_8_bit SIMD_FP			STP			_
119 STP SIMD_FP_2_128_bit SIMD_FP_2 128_bit 120 LDP SIMD_FP_2_128_bit SIMD_FP_2 128_bit 121 Load/store register pair (stress of the pair (LDP			
LDP				_ _		_
121						-
122 STP 3_32_bit 3_32_						_
123 LDP 3_32_bit SIMD_FP_3 32_bit 124 STP SIMD_FP_3_32_bit SIMD_FP_3 32_bit 125 LDP SIMD_FP_3_32_bit SIMD_FP_3 32_bit 126 LDPSW Pre_index Pre_index 127 STP SIMD_FP_3_64_bit SIMD_FP_3 64_bit 128 LDP SIMD_FP_3_64_bit SIMD_FP_3 64_bit 129 STP 3_64_bit SIMD_FP_3 64_bit 130 LDP 3_64_bit SIMD_FP_3 128_bit 131 STP SIMD_FP_3_128_bit SIMD_FP_3 128_bit 132 LDP SIMD_FP_3_128_bit SIMD_FP_3 128_bit 133 Load/store register (unsc SIMD_FP_3_128_bit SIMD_FP_3 128_bit 134 STURB SURS SIMD_FP_3_128_bit SIMD_FP_3 32_bit 136 LDURSB 64_bit 64_bit 32_bit 137 LDURSB 32_bit SIMD_FP 8_bit <t< th=""><th></th><td></td><td></td><td>•</td><td>;</td><td>3 32_bit</td></t<>				•	;	3 32_bit
124 STP SIMD_FP_3_32_bit SIMD_FP_3 32_bit 125 LDP SIMD_FP_3_32_bit SIMD_FP_3 32_bit 126 LDPSW Pre_index Pre_index 127 STP SIMD_FP_3_64_bit SIMD_FP_3 64_bit 128 LDP SIMD_FP_3_64_bit SIMD_FP_3 64_bit 129 STP 3_64_bit 3_64_bit 3_64_bit 130 LDP 3_64_bit SIMD_FP_3 128_bit 131 STP SIMD_FP_3_128_bit SIMD_FP_3 128_bit 132 LDP SIMD_FP_3_128_bit SIMD_FP_3 128_bit 133 LOAd/store register (unsc.) SIMD_FP_3 128_bit 134 STURB STURB SIMD_FP_3 128_bit 135 LDURSB 64_bit 64_bit 136 LDURSB 32_bit 32_bit 139 LDURSB 32_bit SIMD_FP 8_bit 139 LDUR SIMD_FP_8_bit SIMD_FP 8_bit			LDP			
125 LDP SIMD_FP_3_32_bit SIMD_FP_3 32_bit 126 LDPSW Pre_index Pre_index 127 STP SIMD_FP_3_64_bit SIMD_FP_3 64_bit 128 LDP SIMD_FP_3_64_bit SIMD_FP_3 64_bit 129 STP 3_64_bit 3_64_bit 3_64_bit 130 LDP 3_64_bit SIMD_FP_3 128_bit 131 STP SIMD_FP_3_128_bit SIMD_FP_3 128_bit 132 LDP SIMD_FP_3_128_bit SIMD_FP_3 128_bit 133 Load/store register (unsc: SIMD_FP_3 128_bit 134 STURB SIMD_FP_3_128_bit SIMD_FP_3 128_bit 135 LDURSB 64_bit 3_2_bit 32_bit 136 LDURSB 64_bit 32_bit 32_bit 137 LDURSB 3_bit SIMD_FP 8_bit 139 LDUR SIMD_FP_8_bit SIMD_FP 8_bit 140 STUR SIMD_FP_128_bit<	124		STP	SIMD FP 3 32 bit		
126 LDPSW Pre_index Pre_index 127 STP SIMD_FP_3 64_bit SIMD_FP_3 64_bit 128 LDP SIMD_FP_3 64_bit SIMD_FP_3 64_bit 129 STP 3_64_bit 3_64_bit 3_64_bit 130 LDP 3_64_bit SIMD_FP_3 128_bit 131 STP SIMD_FP_3_128_bit SIMD_FP_3 128_bit 132 LDP SIMD_FP_3_128_bit SIMD_FP_3 128_bit 133 Load/store register (unsc. SIMD_FP_3 128_bit 128_bit 134 STURB SIMD_FP_3_128_bit SIMD_FP_3 128_bit 135 LDURBB 64_bit 64_bit 64_bit 136 LDURSB 64_bit 32_bit 32_bit 137 LDURSB 64_bit SIMD_FP 8_bit 138 STUR SIMD_FP_8_bit SIMD_FP 8_bit 140 STUR SIMD_FP_128_bit SIMD_FP 128_bit 141 LDUR	125		LDP			_
128 LDP SIMD_FP_3_64_bit SIMD_FP_3 64_bit 129 STP 3_64_bit 3_64_bit 3_64_bit 130 LDP 3_64_bit SIMD_FP_3 128_bit 131 STP SIMD_FP_3_128_bit SIMD_FP_3 128_bit 132 LDP SIMD_FP_3_128_bit SIMD_FP_3 128_bit 133 Load/store register (unsc SIMD_FP_3_128_bit SIMD_FP_3 128_bit 134 STURB STURB SIMD_FP_3_128_bit SIMD_FP_3 128_bit 135 LDURB 32_bit 32_bit 32_bit 136 LDURSB 64_bit 32_bit 32_bit 138 STUR SIMD_FP_8_bit SIMD_FP 8_bit 139 LDUR SIMD_FP_8_bit SIMD_FP 8_bit 140 STUR SIMD_FP_128_bit SIMD_FP 128_bit 141 LDUR SIMD_FP_128_bit SIMD_FP 128_bit 142 STURH 32_bit 32_bit 32_bit 144 LDURSH 64_bit SIMD_FP_16_bit SIMD_FP	126		LDPSW	Pre_index		
128 LDP SIMD_FP_3_64_bit SIMD_FP_3 64_bit 129 STP 3_64_bit 3_64_bit 3_64_bit 130 LDP 3_64_bit 3_64_bit 3_64_bit 131 STP SIMD_FP_3_128_bit SIMD_FP_3 128_bit 132 LDP SIMD_FP_3_128_bit SIMD_FP_3 128_bit 133 Load/store register (unsc SIMD_FP_3_128_bit SIMD_FP_3 128_bit 134 STURB STURB SIMD_FP_3_128_bit SIMD_FP_3 128_bit 135 LDURB 64_bit 32_bit 32_bit 136 LDURSB 64_bit 32_bit 32_bit 137 LDURSB 64_bit SIMD_FP 8_bit 138 STUR SIMD_FP_8_bit SIMD_FP 8_bit 140 STUR SIMD_FP_128_bit SIMD_FP 128_bit 141 LDUR SIMD_FP_128_bit SIMD_FP 128_bit 142 STURH 32_bit 32_bit 32_bit 144 LDURSH 64_bit SIMD_FP_16_bit SIMD_FP 16_bi	127		STP	SIMD_FP_3_64_bit	SIMD_FP_3	64_bit
129 STP 3_64_bit 3 64_bit 130 LDP 3_64_bit 3 64_bit 131 STP SIMD_FP_3_128_bit SIMD_FP_3 128_bit 132 LDP SIMD_FP_3_128_bit SIMD_FP_3 128_bit 133 Load/store register (unsc: SIMD_FP_3 128_bit 134 STURB STURB SIMD_FP_3 128_bit 135 LDURSB 64_bit 64_bit 64_bit 136 LDURSB 64_bit 32_bit 32_bit 137 LDURSB 32_bit 32_bit 32_bit 139 LDUR SIMD_FP_8_bit SIMD_FP 8_bit 140 STUR SIMD_FP_8_bit SIMD_FP 128_bit 141 LDUR SIMD_FP_128_bit SIMD_FP 128_bit 142 STURH SIMD_FP 128_bit 32_bit 144 LDURSH 64_bit 32_bit 32_bit 145 LDURSH 32_bit 32_bit 32_bit 146 STUR SIMD_FP_16_bit SIMD_FP 16_bit	128		LDP		SIMD_FP_3	
131 STP SIMD_FP_3_128_bit SIMD_FP_3 128_bit 132 LDP SIMD_FP_3_128_bit SIMD_FP_3 128_bit 133 Load/store register (unscripts) STURB STURB STURB STURB STURB STURB 64_bit 64_bit 64_bit 64_bit 32_bit 32_bit<	129		STP		;	3 64_bit
SIMD_FP_3_128_bit SIMD_FP_3 128_bit 133 Load/store register (unsc. 134 STURB STURB 135 LDURB 64_bit 136 LDURSB 64_bit 137 LDURSB 32_bit 138 STUR SIMD_FP_8_bit SIMD_FP 8_bit 139 LDUR SIMD_FP_8_bit SIMD_FP 8_bit 140 STUR SIMD_FP_128_bit SIMD_FP 128_bit 141 LDUR SIMD_FP_128_bit SIMD_FP 128_bit 142 STURH 143 LDURSH 64_bit 144 LDURSH 64_bit 145 LDURSH 64_bit 146 STUR SIMD_FP_16_bit SIMD_FP 16_bit 148 STUR SIM	130		LDP	3_64_bit	•	3 64_bit
133	131		STP	SIMD_FP_3_128_bit	SIMD_FP_3	128_bit
134 STURB 135 LDURB 136 LDURSB 64_bit 137 LDURSB 32_bit 138 STUR SIMD_FP_8_bit SIMD_FP 8_bit 139 LDUR SIMD_FP_8_bit SIMD_FP 8_bit 140 STUR SIMD_FP_128_bit SIMD_FP 128_bit 141 LDUR SIMD_FP_128_bit SIMD_FP 128_bit 142 STURH 143 LDURH 144 LDURSH 64_bit 64_bit 145 LDURSH 32_bit 32_bit 146 STUR SIMD_FP_16_bit SIMD_FP 16_bit 147 LDUR SIMD_FP_16_bit SIMD_FP 16_bit 148 STUR 32_bit 32_bit 149 LDUR 32_bit 32_bit	132		LDP	SIMD_FP_3_128_bit	SIMD_FP_3	128_bit
135	133	Loa	d/store register (unsc	ci		
136 LDURSB 64_bit 137 LDURSB 32_bit 138 STUR SIMD_FP_8_bit SIMD_FP 8_bit 139 LDUR SIMD_FP_8_bit SIMD_FP 8_bit 140 STUR SIMD_FP_128_bit SIMD_FP 128_bit 141 LDUR SIMD_FP_128_bit SIMD_FP 128_bit 142 STURH SIMD_FP_128_bit SIMD_FP 128_bit 143 LDURH SURD_FP 64_bit 64_bit 144 LDURSH 64_bit 64_bit 32_bit 146 STUR SIMD_FP_16_bit SIMD_FP 16_bit 147 LDUR SIMD_FP_16_bit SIMD_FP 16_bit 148 STUR 32_bit 32_bit 149 LDUR 32_bit 32_bit	134		STURB			
137 LDURSB 32_bit 32_bit 138 STUR SIMD_FP_8_bit SIMD_FP 8_bit 139 LDUR SIMD_FP_8_bit SIMD_FP 8_bit 140 STUR SIMD_FP_128_bit SIMD_FP 128_bit 141 LDUR SIMD_FP_128_bit SIMD_FP 128_bit 142 STURH STURH SIMD_FP 128_bit 143 LDURSH 64_bit 64_bit 144 LDURSH 32_bit 32_bit 145 LDURSH 32_bit 32_bit 146 STUR SIMD_FP_16_bit SIMD_FP 16_bit 147 LDUR SIMD_FP_16_bit SIMD_FP 16_bit 148 STUR 32_bit 32_bit 149 LDUR 32_bit 32_bit	135		LDURB			
138 STUR SIMD_FP_8_bit SIMD_FP 8_bit 139 LDUR SIMD_FP_8_bit SIMD_FP 8_bit 140 STUR SIMD_FP_128_bit SIMD_FP 128_bit 141 LDUR SIMD_FP_128_bit SIMD_FP 128_bit 142 STURH STURH SIMD_FP 128_bit 143 LDURH 44 LDURSH 64_bit 64_bit 145 LDURSH 32_bit 32_bit 146 STUR SIMD_FP_16_bit SIMD_FP 16_bit 147 LDUR SIMD_FP_16_bit SIMD_FP 16_bit 148 STUR 32_bit 32_bit 149 LDUR 32_bit 32_bit	136		LDURSB	64_bit		64_bit
139 LDUR SIMD_FP_8_bit SIMD_FP 8_bit 140 STUR SIMD_FP_128_bit SIMD_FP 128_bit 141 LDUR SIMD_FP_128_bit SIMD_FP 128_bit 142 STURH 143 LDURH 144 LDURSH 64_bit 64_bit 32_bit 146 STUR SIMD_FP_16_bit SIMD_FP 16_bit 147 LDUR SIMD_FP_16_bit SIMD_FP 16_bit 148 STUR 32_bit 32_bit 149 LDUR 32_bit 32_bit	137		LDURSB	32_bit		32_bit
140 STUR SIMD_FP_128_bit SIMD_FP 128_bit 141 LDUR SIMD_FP_128_bit SIMD_FP 128_bit 142 STURH IDURH IDURH IDURSH 64_bit 64_bit 64_bit 32_bit 32_bit 32_bit 146 STUR SIMD_FP_16_bit SIMD_FP 16_bit 147 LDUR SIMD_FP_16_bit SIMD_FP 16_bit 148 STUR 32_bit 32_bit <th>138</th> <td></td> <td>STUR</td> <td>SIMD_FP_8_bit</td> <td>SIMD_FP</td> <td>8_bit</td>	138		STUR	SIMD_FP_8_bit	SIMD_FP	8_bit
141 LDUR SIMD_FP_128_bit SIMD_FP 128_bit 142 STURH 143 LDURH 144 LDURSH 64_bit 64_bit 145 LDURSH 32_bit 32_bit 146 STUR SIMD_FP_16_bit SIMD_FP 16_bit 147 LDUR SIMD_FP_16_bit SIMD_FP 16_bit 148 STUR 32_bit 32_bit 149 LDUR 32_bit 32_bit	139		LDUR	SIMD_FP_8_bit	SIMD_FP	8_bit
142 STURH 143 LDURH 144 LDURSH 64_bit 145 LDURSH 32_bit 146 STUR SIMD_FP_16_bit SIMD_FP 16_bit 147 LDUR SIMD_FP_16_bit SIMD_FP 16_bit 148 STUR 32_bit 32_bit 149 LDUR 32_bit 32_bit	140		STUR	SIMD_FP_128_bit	SIMD_FP	128_bit
143 LDURH 144 LDURSH 64_bit 145 LDURSH 32_bit 146 STUR SIMD_FP_16_bit SIMD_FP 16_bit 147 LDUR SIMD_FP_16_bit SIMD_FP 16_bit 148 STUR 32_bit 32_bit 149 LDUR 32_bit 32_bit	141			SIMD_FP_128_bit	SIMD_FP	128_bit
144 LDURSH 64_bit 64_bit 145 LDURSH 32_bit 32_bit 146 STUR SIMD_FP_16_bit SIMD_FP 16_bit 147 LDUR SIMD_FP_16_bit SIMD_FP 16_bit 148 STUR 32_bit 32_bit 149 LDUR 32_bit 32_bit	142		STURH			
145 LDURSH 32_bit 32_bit 146 STUR SIMD_FP_16_bit SIMD_FP 16_bit 147 LDUR SIMD_FP_16_bit SIMD_FP 16_bit 148 STUR 32_bit 32_bit 149 LDUR 32_bit 32_bit	143		LDURH			
146 STUR SIMD_FP_16_bit SIMD_FP 16_bit 147 LDUR SIMD_FP_16_bit SIMD_FP 16_bit 148 STUR 32_bit 32_bit 149 LDUR 32_bit 32_bit	144		LDURSH	64_bit		64_bit
147 LDUR SIMD_FP_16_bit SIMD_FP 16_bit 148 STUR 32_bit 32_bit 149 LDUR 32_bit 32_bit	145		LDURSH	32_bit		32_bit
148 STUR 32_bit 32_bit 149 LDUR 32_bit 32_bit	146		STUR	SIMD_FP_16_bit	SIMD_FP	16_bit
149 LDUR 32_bit 32_bit	147			SIMD_FP_16_bit	SIMD_FP	
-	148			32_bit		
L DUDOW	149			32_bit		32_bit
150 EDURSW	150		LDURSW			

1	in_use	Opcode	Extended Name	Specific	variant
151	_	STUR	SIMD_FP_32_bit	SIMD_FP	32_bit
152		LDUR	SIMD_FP_32_bit	SIMD_FP	32_bit
153		STUR	64_bit		64_bit
154		LDUR	64_bit		64_bit
155		PRFUM			
156		STUR	SIMD_FP_64_bit	SIMD_FP	64_bit
157		LDUR	SIMD_FP_64_bit	SIMD_FP	64_bit
158		Load/store register (imn	n€		
159		STRB	immediate_Post_index	immediate	Post_index
160		LDRB	immediate_Post_index	immediate	Post_index
161		LDRSB	immediate_1_64_bit	immediate_1	64_bit
162		LDRSB	immediate_1_32_bit	immediate_1	32_bit
163		STR	immediate_SIMD_FP_1_8_bit	immediate_SIMD_FP_	_1 8_bit
164		LDR	immediate_SIMD_FP_1_8_bit	immediate_SIMD_FP_	_1 8_bit
165		STR	immediate_SIMD_FP_1_128_bit	immediate_SIMD_FP_	
166		LDR	immediate_SIMD_FP_1_128_bit	immediate_SIMD_FP_	_1 128_bit
167		STRH	immediate_Post_index	immediate	Post_index
168		LDRH	immediate_Post_index	immediate	Post_index
169		LDRSH	immediate_1_64_bit	immediate_1	64_bit
170		LDRSH	immediate_1_32_bit	immediate_1	32_bit
171		STR	immediate_SIMD_FP_1_16_bit	immediate_SIMD_FP_	
172		LDR	immediate_SIMD_FP_1_16_bit	immediate_SIMD_FP_	_1 16_bit
173		STR	immediate_1_32_bit	immediate_1	32_bit
174		LDR	immediate_1_32_bit	immediate_1	32_bit
175		LDRSW	immediate_Post_index	immediate	Post_index
176		STR	immediate_SIMD_FP_1_32_bit	immediate_SIMD_FP_	
177		LDR	immediate_SIMD_FP_1_32_bit	immediate_SIMD_FP_	
178		STR	immediate_1_64_bit	immediate_1	64_bit
179		LDR	immediate_1_64_bit	immediate_1	64_bit
180		STR	immediate_SIMD_FP_1_64_bit	immediate_SIMD_FP_	
181		LDR	immediate_SIMD_FP_1_64_bit	immediate_SIMD_FP_	_1 64_bit
182		Load/store register (unp	ori		
183		STTRB			
184		LDTRB			
185		LDTRSB	64_bit		64_bit
186		LDTRSB	32_bit		32_bit
187		STTRH			
188		LDTRH			

1	in_use	Opcode	Extended Name	Specific	variant
189		LDTRSH	64_bit	-	64_bit
190		LDTRSH	32_bit		32_bit
191		STTR	32_bit		32_bit
192		LDTR	32_bit		32_bit
193		LDTRSW			
194		STTR	64_bit		64_bit
195		LDTR	64_bit		64_bit
196	L	oad/store register (imn	16		
197		STRB	immediate_Pre_index	immediate	Pre_index
198		LDRB	immediate_Pre_index	immediate	Pre_index
199		LDRSB	immediate_2_64_bit	immediate_2	64_bit
200		LDRSB	immediate_2_32_bit	immediate_2	32_bit
201		STR	immediate_SIMD_FP_2_8_bit	immediate_SIMD_FP_	_2 8_bit
202		LDR	immediate_SIMD_FP_2_8_bit	immediate_SIMD_FP_	_
203		STR	immediate_SIMD_FP_2_128_bit	immediate_SIMD_FP_	_2 128_bit
204		LDR	immediate_SIMD_FP_2_128_bit	immediate_SIMD_FP_	_2 128_bit
205		STRH	immediate_Pre_index	immediate	Pre_index
206		LDRH	immediate_Pre_index	immediate	Pre_index
207		LDRSH	immediate_2_64_bit	immediate_2	64_bit
208		LDRSH	immediate_2_32_bit	immediate_2	32_bit
209		STR	immediate_SIMD_FP_2_16_bit	immediate_SIMD_FP_	_2 16_bit
210		LDR	immediate_SIMD_FP_2_16_bit	immediate_SIMD_FP_	_2 16_bit
211		STR	immediate_2_32_bit	immediate_2	32_bit
212		LDR	immediate_2_32_bit	immediate_2	32_bit
213		LDRSW	immediate_Pre_index	immediate	Pre_index
214		STR	immediate_SIMD_FP_2_32_bit	immediate_SIMD_FP_	
215		LDR	immediate_SIMD_FP_2_32_bit	immediate_SIMD_FP_	_
216		STR	immediate_2_64_bit	immediate_2	64_bit
217		LDR	immediate_2_64_bit	immediate_2	64_bit
218		STR	immediate_SIMD_FP_2_64_bit	immediate_SIMD_FP_	_
219		LDR	immediate_SIMD_FP_2_64_bit	immediate_SIMD_FP_	_2 64_bit
220	L	oad/store register (regi			
221		STRB	register	register	
222		LDRB	register	register	
223		LDRSB	register_64_bit	register	64_bit
224		LDRSB	register_32_bit	register	32_bit
225		STR	register_SIMD_FP_8_bit	register_SIMD_FP	8_bit
226		LDR	register_SIMD_FP_8_bit	register_SIMD_FP	8_bit

1	in_use	Opcode	Extended Name	Specific	variant
227		STR	register_SIMD_FP_128_bit	register_SIMD_FP	128_bit
228		LDR	register_SIMD_FP_128_bit	register_SIMD_FP	128_bit
229		STRH	register	register	
230		LDRH	register	register	
231		LDRSH	register_64_bit	register	64_bit
232		LDRSH	register_32_bit	register	32_bit
233		STR	register_SIMD_FP_16_bit	register_SIMD_FP	16_bit
234		LDR	register_SIMD_FP_16_bit	register_SIMD_FP	16_bit
235		STR	register_32_bit	register	32_bit
236		LDR	register_32_bit	register	32_bit
237		LDRSW	register	register	
238		STR	register_SIMD_FP_32_bit	register_SIMD_FP	32_bit
239		LDR	register_SIMD_FP_32_bit	register_SIMD_FP	32_bit
240		STR	register_64_bit	register	64_bit
241		LDR	register_64_bit	register	64_bit
242		PRFM	register	register	
243		STR	register_SIMD_FP_64_bit	register_SIMD_FP	64_bit
244		LDR	register_SIMD_FP_64_bit	register_SIMD_FP	64_bit
245	I	Load/store register (uns	iç		
246		STRB	immediate_Unsigned_offset	immediate	Unsigned_offs
247		LDRB	immediate_Unsigned_offset	immediate	Unsigned_offs
248		LDRSB	immediate_3_64_bit	immediate_3	64_bit
249		LDRSB	immediate_3_32_bit	immediate_3	32_bit
250		STR	immediate_SIMD_FP_8_bit	immediate_SIMD_FP	8_bit
251		LDR	immediate_SIMD_FP_8_bit	immediate_SIMD_FP	8_bit
252		STR	immediate_SIMD_FP_128_bit	immediate_SIMD_FP	128_bit
253		LDR	immediate_SIMD_FP_128_bit	immediate_SIMD_FP	128_bit
254		STRH	immediate_Unsigned_offset	immediate	Unsigned_offs
255		LDRH	immediate_Unsigned_offset	immediate	Unsigned_offs
256		LDRSH	immediate_3_64_bit	immediate_3	64_bit
257		LDRSH	immediate_3_32_bit	immediate 3	32_bit
258		STR	immediate_SIMD_FP_16_bit	immediate_SIMD_FP	_ 16_bit
259		LDR	immediate_SIMD_FP_16_bit	immediate_SIMD_FP	_ 16_bit
260		STR	immediate_3_32_bit	immediate_3	32_bit
261		LDR	immediate_3_32_bit	immediate_3	32_bit
262		LDRSW	immediate_Unsigned_offset	immediate	Unsigned_offs
263		STR	immediate_SIMD_FP_32_bit	immediate_SIMD_FP	32_bit
264		LDR	immediate_SIMD_FP_32_bit	immediate_SIMD_FP	32_bit
		,			

1	in_use	Opcode	Extended Name	Specific	variant
265		STR	immediate_3_64_bit	immediate_3	64_bit
266		LDR	immediate_3_64_bit	immediate_3	64_bit
267		PRFM	immediate	immediate	
268		STR	immediate_SIMD_FP_64_bit	immediate_SIMD_FP	64_bit
269		LDR	immediate_SIMD_FP_64_bit	immediate_SIMD_FP	64_bit
270	Data	processing - Imme	9		
271	PC	-rel. addressing			
272		ADR			
273		ADRP			
274	Ad	ld/subtract (immediate)		
275		ADD	immediate_32_bit	immediate	32_bit
276		ADDS	immediate_32_bit	immediate	32_bit
277		SUB	immediate_32_bit	immediate	32_bit
278		SUBS	immediate_32_bit	immediate	32_bit
279		ADD	immediate_64_bit	immediate	64_bit
280		ADDS	immediate_64_bit	immediate	64_bit
281		SUB	immediate_64_bit	immediate	64_bit
282		SUBS	immediate_64_bit	immediate	64_bit
283	Lo	gical (immediate)			
284		AND	immediate_32_bit	immediate	32_bit
285		ORR	immediate_32_bit	immediate	32_bit
286		EOR	immediate_32_bit	immediate	32_bit
287		ANDS	immediate_32_bit	immediate	32_bit
288		AND	immediate_64_bit	immediate	64_bit
289		ORR	immediate_64_bit	immediate	64_bit
290		EOR	immediate_64_bit	immediate	64_bit
291		ANDS	immediate_64_bit	immediate	64_bit
292	Mo	ove wide (immediate)			
293		MOVN	32_bit		32_bit
294		MOVZ	32_bit		32_bit
295		MOVK	32_bit		32_bit
296		MOVN	64_bit		64_bit
297		MOVZ	64_bit		64_bit
298		MOVK	64_bit		64_bit
299	Bit	tfield			
300		SBFM	32_bit		32_bit
301		BFM	32_bit		32_bit
302		UBFM	32_bit		32_bit

1	in_use	Opcode	Extended Name	Specific	variant
303		SBFM	64_bit		64_bit
304		BFM	64_bit		64_bit
305		UBFM	64_bit		64_bit
306	E	xtract			
307		EXTR	32_bit		32_bit
308		EXTR	64_bit		64_bit
309	Data	a Processing – regis	S ¹		
310	L	ogical (shifted register)			
311		AND	shifted_register_32_bit	shifted_register	32_bit
312		BIC	shifted_register_32_bit	shifted_register	32_bit
313		ORR	shifted_register_32_bit	shifted_register	32_bit
314		ORN	shifted_register_32_bit	shifted_register	32_bit
315		EOR	shifted_register_32_bit	shifted_register	32_bit
316		EON	shifted_register_32_bit	shifted_register	32_bit
317		ANDS	shifted_register_32_bit	shifted_register	32_bit
318		BICS	shifted_register_32_bit	shifted_register	32_bit
319		AND	shifted_register_64_bit	shifted_register	64_bit
320		BIC	shifted_register_64_bit	shifted_register	64_bit
321		ORR	shifted_register_64_bit	shifted_register	64_bit
322		ORN	shifted_register_64_bit	shifted_register	64_bit
323		EOR	shifted_register_64_bit	shifted_register	64_bit
324		EON	shifted_register_64_bit	shifted_register	64_bit
325		ANDS	shifted_register_64_bit	shifted_register	64_bit
326		BICS	shifted_register_64_bit	shifted_register	64_bit
327	Α	dd/subtract (shifted reg	gi		
328		ADD	shifted_register_32_bit	shifted_register	32_bit
329		ADDS	shifted_register_32_bit	shifted_register	32_bit
330		SUB	shifted_register_32_bit	shifted_register	32_bit
331		SUBS	shifted_register_32_bit	shifted_register	32_bit
332		ADD	shifted_register_64_bit	shifted_register	64_bit
333		ADDS	shifted_register_64_bit	shifted_register	64_bit
334		SUB	shifted_register_64_bit	shifted_register	64_bit
335		SUBS	shifted_register_64_bit	shifted_register	64_bit
336	Α	dd/subtract (extended			
337		ADD	extended_register_32_bit	extended_register	32_bit
338		ADDS	extended_register_32_bit	extended_register	32_bit
339		SUB	extended_register_32_bit	extended_register	32_bit
340		SUBS	extended_register_32_bit	extended_register	32_bit

ADD	1	in_use	Opcode	Extended Name	Specific	variant	
SUB	341		ADD	extended_register_64_bit	extended_register	64_bit	
344 SUBS extended_register_64_bit extended_register 64_bit 345 Add/subtract (with carry) 32_bit 32_bit 347 ADCS 32_bit 32_bit 348 SBC 32_bit 32_bit 349 SBCS 32_bit 32_bit 350 ADC 64_bit 64_bit 351 ADCS 64_bit 64_bit 352 SBC 64_bit 64_bit 353 SBCS 64_bit 64_bit 354 Conditional compare (reg Use register_64_bit register 32_bit 356 CCMN register_64_bit register 64_bit 357 CCMP register_64_bit register 64_bit 359 COMP register_64_bit register 64_bit 359 COMP register_64_bit register 64_bit 360	342		ADDS	extended_register_64_bit	extended_register	64_bit	
346	343		SUB	extended_register_64_bit	extended_register	64_bit	
346 ADC 32_bit 32_bit 347 ADCS 32_bit 32_bit 348 SBC 32_bit 32_bit 349 SBCS 32_bit 32_bit 350 ADC 64_bit 64_bit 351 ADCS 64_bit 64_bit 352 SBC 64_bit 64_bit 353 SBCS 64_bit 64_bit 354 Conditional compare (reg 7 7 355 CCMN register_32_bit register 32_bit 356 CCMN register_64_bit register 32_bit 357 CCMP register_64_bit register 32_bit 358 CCMP register_64_bit register 32_bit 359 Conditional compare (imr 7 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 <td>344</td> <td></td> <td>SUBS</td> <td>extended_register_64_bit</td> <td>extended_register</td> <td>64_bit</td>	344		SUBS	extended_register_64_bit	extended_register	64_bit	
347 ADCS 32_bit 32_bit 348 SBC 32_bit 32_bit 349 SBCS 32_bit 32_bit 350 ADC 64_bit 64_bit 351 ADCS 64_bit 64_bit 352 SBC 64_bit 64_bit 353 SBCS 64_bit 64_bit 354 Conditional compare (reg V 355 CCMN register_32_bit register 32_bit 356 CCMN register_64_bit register 32_bit 357 CCMP register_64_bit register 32_bit 358 CCMP register_64_bit register 64_bit 359 Conditional compare (imr V 360 CCMN immediate_32_bit immediate 34_bit 361 CCMN immediate_32_bit immediate 64_bit 362 CCMP immediate_32_bit immediate 32_bit 363	345		Add/subtract (with carry)			
348 SBC 32_bit 32_bit 349 SBCS 32_bit 32_bit 350 ADC 64_bit 64_bit 351 ADCS 64_bit 64_bit 352 SBC 64_bit 64_bit 353 SBCS 64_bit 64_bit 354 Conditional compare (reg CCMN register_64_bit register 32_bit 356 CCMN register_64_bit register 64_bit 357 CCMP register_64_bit register 64_bit 358 CCMP register_64_bit register 32_bit 359 Conditional compare (imr register_64_bit register 32_bit 360 CCMN immediate_64_bit immediate 32_bit 361 CCMN immediate_64_bit immediate 32_bit 366 CSIL	346		ADC	32_bit		32_bit	
349 SBCS 32_bit 32_bit 350 ADC 64_bit 64_bit 351 ADCS 64_bit 64_bit 352 SBC 64_bit 64_bit 353 SBCS 64_bit 64_bit 354 Conditional compare (reg 32_bit register 32_bit 356 CCMN register_64_bit register 64_bit 357 CCMP register_64_bit register 64_bit 359 Conditional compare (imr 32_bit register 64_bit 359 Conditional compare (imr 32_bit register 64_bit 360 CCMP register_64_bit immediate 32_bit 361 CCMN immediate_32_bit immediate 64_bit 362 CCMP immediate_32_bit immediate 32_bit 363 CCMP immediate_64_bit immediate 32_bit 364 Conditional select 32_bit 32_bit 32_bit	347		ADCS	32_bit		32_bit	
350 ADC 64_bit 64_bit 351 ADCS 64_bit 64_bit 352 SBC 64_bit 64_bit 353 SBCS 64_bit 64_bit 354 Conditional compare (rey CCMN register_64_bit register 64_bit 356 CCMP register_64_bit register 32_bit 358 CCMP register_64_bit register 64_bit 359 COMID immediate_32_bit immediate 32_bit 360 CCMN immediate_32_bit immediate 32_bit 361 CCMP immediate_32_bit immediate 32_bit 42_bit	348		SBC	32_bit		32_bit	
351 ADCS 64_bit 64_bit 352 SBC 64_bit 64_bit 353 SBCS 64_bit 64_bit 354 Conditional compare (reg 355 CCMN register_32_bit register 64_bit 356 CCMP register_64_bit register 64_bit 358 CCMP register_64_bit register 64_bit 359 COMItional compare (imr 360 CCMN immediate_32_bit immediate 32_bit 361 CCMN immediate_32_bit immediate 32_bit 362 CCMP immediate_32_bit immediate 32_bit 363 CCMP immediate_32_bit immediate 34_bit 32_bit 364 CCMP immediate_64_bit immediate 32_bit 44_bit 44_bit 44_bit 44_bit	349		SBCS	32_bit		32_bit	
352 SBC 64_bit 64_bit 353 SBCS 64_bit 64_bit 354 Conditional compare (reg CCMN register_64_bit register 64_bit 356 CCMP register_32_bit register 64_bit 357 CCMP register_64_bit register 64_bit 358 CCMP register_64_bit register 64_bit 359 CCMN immediate_32_bit immediate 32_bit 32_bit 32_bit 32_bit 32_bit 32_bit 32_bit 32_bit 32_bit 32_bit 32_bit 32_bit 32_bit 32_bit 32_bit 32_bit 32_bit	350		ADC	64_bit		64_bit	
353 SBCS 64_bit 354 Conditional compare (reg 355 CCMN register_32_bit register 32_bit 356 CCMN register_64_bit register 32_bit 357 CCMP register_32_bit register 32_bit 358 CCMP register_64_bit register 64_bit 359 COMITIONAL compare (imr segister 64_bit 360 CCMN immediate_32_bit immediate 32_bit 361 CCMN immediate_64_bit immediate 64_bit 362 CCMP immediate_32_bit immediate 64_bit 363 CCMP immediate_64_bit immediate 64_bit 364 COMITIONAL 32_bit 32_bit 365 CSEL 32_bit 32_bit 366 CSINC 32_bit 32_bit 367 CSINV 32_bit 32_bit 368 CSNEG 32_bit 32_bit <	351		ADCS	64_bit		64_bit	
354 Conditional compare (reg 32_bit 7egister 32_bit 32_bit 32_bit 32_bit 32_bit 335 32_bit 335 332_bit 335 332_bit 335 332_bit 332	352		SBC	64_bit		64_bit	
355 CCMN register_32_bit register 32_bit 356 CCMN register_64_bit register 64_bit 357 CCMP register_32_bit register 32_bit 358 CCMP register_64_bit register 64_bit 359 Conditional compare (imr Tegister 64_bit 360 CCMN immediate_32_bit immediate 32_bit 361 CCMN immediate_64_bit immediate 64_bit 362 CCMP immediate_32_bit immediate 32_bit 363 CCMP immediate_64_bit immediate 32_bit 364 Conditional select 32_bit 64_bit 64_bit 64_bit 64_bit	353		SBCS	64_bit		64_bit	
356 CCMN register_64_bit register 64_bit 357 CCMP register_32_bit register 32_bit 358 CCMP register_64_bit register 64_bit 359 Conditional compare (imr 	354		Conditional compare (re	g			
357 CCMP register_32_bit register 32_bit 358 CCMP register_64_bit register 64_bit 359 Conditional compare (imr	355		CCMN	register_32_bit	register	32_bit	
358 CCMP register_64_bit register 64_bit 359 Conditional compare (imr 360 CCMN immediate_32_bit immediate 32_bit 4_bit 4_bit 4_bit 4_bit 4_bit 4_bit 4_bit 4_bit 4_	356		CCMN	register_64_bit	register	64_bit	
Conditional compare (imr 360	357		CCMP	register_32_bit	register	32_bit	
360 CCMN immediate_32_bit immediate 32_bit 361 CCMN immediate_64_bit immediate 64_bit 362 CCMP immediate_32_bit immediate 32_bit 363 CCMP immediate_64_bit immediate 64_bit 364 COMP immediate_64_bit immediate 64_bit 364 COMP immediate_32_bit immediate 32_bit 364 COMP immediate_32_bit immediate 32_bit 364 COMP immediate_32_bit immediate 32_bit 365 CSEL 32_bit 32_bit 32_bit 366 CSINC 32_bit 32_bit 32_bit 367 CSINC 32_bit 64_bit 64_bit 368 CSEL 64_bit 64_bit 64_bit 370 CSINC 64_bit 64_bit 64_bit 371 CSNEG 64_bit 64_bit 64_bit 372 MADD	358		CCMP	register_64_bit	register	64_bit	
361 CCMN immediate 64_bit immediate 64_bit 362 CCMP immediate 32_bit immediate 32_bit 363 CCMP immediate 64_bit immediate 64_bit 364 COnditional select	359		Conditional compare (im	ır			
362 CCMP immediate_32_bit immediate 32_bit 363 CCMP immediate_64_bit immediate 64_bit 364 Conditional select	360		CCMN	immediate_32_bit	immediate	32_bit	
363 CCMP immediate_64_bit immediate 64_bit 364 Conditional select 365 CSEL 32_bit 64_bit 64_bit 64_bit 64_bit 64_bit 373 Data-processing (3 sourc 374 MADD 32_bit 32_bit <td ro<="" td=""><td>361</td><td></td><td>CCMN</td><td>immediate_64_bit</td><td>immediate</td><td>64_bit</td></td>	<td>361</td> <td></td> <td>CCMN</td> <td>immediate_64_bit</td> <td>immediate</td> <td>64_bit</td>	361		CCMN	immediate_64_bit	immediate	64_bit
364 Conditional select 365 CSEL 32_bit 366 CSINC 32_bit 367 CSINV 32_bit 368 CSNEG 32_bit 369 CSEL 64_bit 370 CSINC 64_bit 371 CSINV 64_bit 372 CSNEG 64_bit 373 Data-processing (3 sourc 374 MADD 32_bit 375 MADD 64_bit 376 SMADDL 377 UMADDL	362		CCMP	immediate_32_bit	immediate	32_bit	
365 CSEL 32_bit 366 CSINC 32_bit 367 CSINV 32_bit 368 CSNEG 32_bit 369 CSEL 64_bit 370 CSINC 64_bit 371 CSINV 64_bit 372 CSNEG 64_bit 373 Data-processing (3 sourc 374 MADD 32_bit 375 MADD 64_bit 376 SMADDL 377 UMADDL	363		CCMP	immediate_64_bit	immediate	64_bit	
366 CSINC 32_bit 367 CSINV 32_bit 368 CSNEG 32_bit 369 CSEL 64_bit 370 CSINC 64_bit 371 CSINV 64_bit 372 CSNEG 64_bit 373 Data-processing (3 sourc) 374 MADD 32_bit 375 MADD 64_bit 376 SMADDL 377 UMADDL	364		Conditional select				
367 CSINV 32_bit 368 CSNEG 32_bit 369 CSEL 64_bit 370 CSINC 64_bit 371 CSINV 64_bit 372 CSNEG 64_bit 373 Data-processing (3 sourch 374 MADD 32_bit 375 MADD 64_bit 376 SMADDL 377 UMADDL	365		CSEL	32_bit		32_bit	
368 CSNEG 32_bit 369 CSEL 64_bit 370 CSINC 64_bit 371 CSINV 64_bit 372 CSNEG 64_bit 373 Data-processing (3 sourc 374 MADD 32_bit 375 MADD 64_bit 376 SMADDL 377 UMADDL	366		CSINC	32_bit		32_bit	
369 CSEL 64_bit 64_bit 370 CSINC 64_bit 64_bit 371 CSINV 64_bit 64_bit 372 CSNEG 64_bit 64_bit 373 Data-processing (3 source) 37 374 MADD 32_bit 32_bit 375 MADD 64_bit 64_bit 376 SMADDL 64_bit 64_bit 377 UMADDL 04_bit 04_bit	367		CSINV	32_bit		32_bit	
370 CSINC 64_bit 64_bit 371 CSINV 64_bit 64_bit 372 CSNEG 64_bit 64_bit 373 Data-processing (3 sourc 32_bit 374 MADD 32_bit 32_bit 375 MADD 64_bit 64_bit 376 SMADDL 5MADDL 5MADDL 377 UMADDL 5MADDL 5MADDL	368		CSNEG	32_bit		32_bit	
371 CSINV 64_bit 64_bit 372 CSNEG 64_bit 64_bit 373 Data-processing (3 sourc 374 MADD 32_bit 375 MADD 64_bit 64_bit 376 SMADDL 64_bit 64_bit 377 UMADDL 64_bit 64_bit	369		CSEL	64_bit		64_bit	
372 CSNEG 64_bit 64_bit 373 Data-processing (3 sourc) 374 MADD 32_bit 32_bit 375 MADD 64_bit 64_bit 64_bit 376 SMADDL 377 UMADDL 577 000 </td <td>370</td> <td></td> <td>CSINC</td> <td>64_bit</td> <td></td> <td>64_bit</td>	370		CSINC	64_bit		64_bit	
Data-processing (3 sourc) 374 MADD 32_bit 32_bit 375 MADD 64_bit 64_bit 376 SMADDL 377 UMADDL	371		CSINV	64_bit		64_bit	
374 MADD 32_bit 32_bit 375 MADD 64_bit 64_bit 376 SMADDL 377 UMADDL	372		CSNEG	64_bit		64_bit	
375 MADD 64_bit 64_bit 64_bit 376 SMADDL 377 UMADDL	373		Data-processing (3 sour	Cı			
376 SMADDL 377 UMADDL	374		MADD	32_bit		32_bit	
377 UMADDL	375		MADD	64_bit		64_bit	
	376		SMADDL				
378 MSUB 32_bit 32_bit	377						
	378		MSUB	32_bit		32_bit	

1	in_use	Opcode	Extended Name	Specific	variant
379		MSUB	64_bit		64_bit
380		SMSUBL			
381		UMSUBL			
382		SMULH			
383		UMULH			
384	I	Data-processing (2 s	ourc		
385		CRC32X			
386		CRC32CX			
387		CRC32B			
388		CRC32CB			
389		CRC32H			
390		CRC32CH			
391		CRC32W			
392		CRC32CW			
393		UDIV	32_bit		32_bit
394		UDIV	64_bit		64_bit
395		SDIV	32_bit		32_bit
396		SDIV	64_bit		64_bit
397		LSLV	32_bit		32_bit
398		LSLV	64_bit		64_bit
399		LSRV	32_bit		32_bit
400		LSRV	64_bit		64_bit
401		ASRV	32_bit		32_bit
402		ASRV	64_bit		64_bit
403		RORV	32_bit		32_bit
404		RORV	64_bit		64_bit
405		Data-processing (1 s			
406		RBIT	32_bit		32_bit
407		RBIT	64_bit		64_bit
408		CLZ	32_bit		32_bit
409		CLZ	64_bit		64_bit
410		CLS	32_bit		32_bit
411		CLS	64_bit		64_bit
412		REV	32_bit		32_bit
413		REV	64_bit		64_bit
414		REV16	64_bit		64_bit
415		REV16	32_bit		32_bit
416		REV32			

1	in_use	Opcode	Extended Name	Specific	variant
417		ata Processing – SIMD)		
418	<i>II</i>	Floating-point<->fixed-point			
419	<i>II</i>	SCVTF	scalar_fixed_point_32_bit_to_single_pre	ecscalar_fixed_point	32_bit_to_sin(
420	<i>II</i>	UCVTF	scalar_fixed_point_32_bit_to_single_pre	ecscalar_fixed_point	32_bit_to_sin
421	<i>II</i>	FCVTZS	scalar_fixed_point_Single_precision_to_	_{ scalar_fixed_point	Single_precis
422	<i>II</i>	FCVTZU	scalar_fixed_point_Single_precision_to_	_: scalar_fixed_point	Single_precis
423	<i>II</i>	SCVTF	scalar_fixed_point_32_bit_to_double_pr	re scalar_fixed_point	32_bit_to_doι
424	<i>II</i>	UCVTF	scalar_fixed_point_32_bit_to_double_pr	re scalar_fixed_point	32_bit_to_doι
425	<i>II</i>	FCVTZS	scalar_fixed_point_Double_precision_to	o_scalar_fixed_point	Double_precis
426	<i>II</i>	FCVTZU	scalar_fixed_point_Double_precision_to	o_scalar_fixed_point	Double_precis
427	<i>II</i>	SCVTF	scalar_fixed_point_64_bit_to_single_pre	ecscalar_fixed_point	64_bit_to_sin
428	<i>II</i>	UCVTF	scalar_fixed_point_64_bit_to_single_pre	ecscalar_fixed_point	64_bit_to_sin
429	<i>II</i>	FCVTZS	scalar_fixed_point_Single_precision_to	_{ scalar_fixed_point	Single_precis
430	<i>II</i>	FCVTZU	scalar_fixed_point_Single_precision_to	_{ scalar_fixed_point	Single_precis
431	<i>II</i>	SCVTF	scalar_fixed_point_64_bit_to_double_pr	re scalar_fixed_point	64_bit_to_doι
432	<i>II</i>	UCVTF	scalar_fixed_point_64_bit_to_double_pr	re scalar_fixed_point	64_bit_to_doι
433	<i>II</i>	FCVTZS	scalar_fixed_point_Double_precision_to	o_scalar_fixed_point	Double_precis
434	<i>II</i>	FCVTZU	scalar_fixed_point_Double_precision_to	o_scalar_fixed_point	Double_precis
435	<i>II</i>	Floating-point conditions	al		
436	<i>II</i>	FCCMP	Single_precision		Single_precis
437	<i>II</i>	FCCMPE	Single_precision		Single_precis
438	<i>II</i>	FCCMP	Double_precision		Double_precis
439	<i>II</i>	FCCMPE	Double_precision		Double_precis
440	<i>II</i>	Floating-point data-proce	e		
441	<i>II</i>	FMUL	scalar_Single_precision	scalar	Single_precis
442	<i>II</i>	FDIV	scalar_Single_precision	scalar	Single_precis
443	<i>II</i>	FADD	scalar_Single_precision	scalar	Single_precis
444	<i>II</i>	FSUB	scalar_Single_precision	scalar	Single_precis
445	<i>II</i>	FMAX	scalar_Single_precision	scalar	Single_precis
446	<i>II</i>	FMIN	scalar_Single_precision	scalar	Single_precisi
447	<i>II</i>	FMAXNM	scalar_Single_precision	scalar	Single_precisi
448	<i>II</i>	FMINNM	scalar_Single_precision	scalar	Single_precisi
449	<i>II</i>	FNMUL	Single_precision		Single_precisi
450	<i>II</i>	FMUL	scalar_Double_precision	scalar	Double_precis
					-

1	in_use	Opcode	Extended Name	Specific	variant
451	//	FDIV	scalar_Double_precision	scalar	Double_precis
452	//	FADD	scalar_Double_precision	scalar	Double_precis
453	<i>II</i>	FSUB	scalar_Double_precision	scalar	Double_precis
454	<i>II</i>	FMAX	scalar_Double_precision	scalar	Double_precis
455	<i>II</i>	FMIN	scalar_Double_precision	scalar	Double_precis
456	<i>II</i>	FMAXNM	scalar_Double_precision	scalar	Double_precis
457	<i>II</i>	FMINNM	scalar_Double_precision	scalar	Double_precis
458	<i>II</i>	FNMUL	Double_precision		Double_precis
459	<i>II</i>	Floating-point condition	a		
460	<i>II</i>	FCSEL	Single_precision		Single_precis
461	<i>II</i>	FCSEL	Double_precision		Double_precis
462	<i>II</i>	Floating-point immediate	e		
463	<i>II</i>	FMOV	scalar_immediate_Single_precision	scalar_immediate	Single_precis
464	<i>II</i>	FMOV	scalar_immediate_Double_precision	scalar_immediate	Double_precis
465	<i>II</i>	Floating-point compare			
466	<i>II</i>	FCMP	Single_precision		Single_precisi
467	<i>II</i>	FCMP	Single_precision_zero		Single_precisi
468	<i>II</i>	FCMPE	Single_precision		Single_precis
469	<i>II</i>	FCMPE	Single_precision_zero		Single_precis
470	<i>II</i>	FCMP	Double_precision		Double_precis
471	<i>II</i>	FCMP	Double_precision_zero		Double_precis
472	<i>II</i>	FCMPE	Double_precision		Double_precis
473	<i>II</i>	FCMPE	Double_precision_zero		Double_precis
474	//	Floating-point data-prod	e		
475	II .	FMOV	register_Single_precision	register	Single_precisi
476	<i> </i>	FABS	scalar_Single_precision	scalar	Single_precisi
477	<i> </i>	FNEG	scalar_Single_precision	scalar	Single_precisi
478	<i> </i>	FSQRT	scalar_Single_precision	scalar	Single_precisi
479	<i> </i>	FCVT	Single_precision_to_double_precision		Single_precisi
480	<i> </i>	FCVT	Single_precision_to_half_precision		Single_precisi
481	<i> </i>	FRINTN	scalar_Single_precision	scalar	Single_precis
482	// 	FRINTP	scalar_Single_precision	scalar	Single_precis
483	// 	FRINTM	scalar_Single_precision	scalar	Single_precis
484	<i>II</i>	FRINTZ	scalar_Single_precision	scalar	Single_precis

1	in_use	Opcode	Extended Name	Specific	variant
485	<i>II</i>	FRINTA	scalar_Single_precision	scalar	Single_precisi
486	<i>II</i>	FRINTX	scalar_Single_precision	scalar	Single_precisi
487	<i>II</i>	FRINTI	scalar_Single_precision	scalar	Single_precisi
488	<i>II</i>	FMOV	register_Double_precision	register	Double_precis
489	<i>II</i>	FABS	scalar_Double_precision	scalar	Double_precis
490	<i>II</i>	FNEG	scalar_Double_precision	scalar	Double_precis
491	<i>II</i>	FSQRT	scalar_Double_precision	scalar	Double_precis
492	<i>II</i>	FCVT	Double_precision_to_single_precision		Double_precis
493	<i>II</i>	FCVT	Double_precision_to_half_precision		Double_precis
494	<i>II</i>	FRINTN	scalar_Double_precision	scalar	Double_precis
495	<i>II</i>	FRINTP	scalar_Double_precision	scalar	Double_precis
496	<i>II</i>	FRINTM	scalar_Double_precision	scalar	Double_precis
497	<i>II</i>	FRINTZ	scalar_Double_precision	scalar	Double_precis
498	<i>II</i>	FRINTA	scalar_Double_precision	scalar	Double_precis
499	<i>II</i>	FRINTX	scalar_Double_precision	scalar	Double_precis
500	<i>II</i>	FRINTI	scalar_Double_precision	scalar	Double_precis
501	<i>II</i>	FCVT	Half_precision_to_single_precision		Half_precisior
502	<i>II</i>	FCVT	Half_precision_to_double_precision		Half_precisior
503	<i>II</i>	Floating-point<->in	teger c		
504	<i>II</i>	FCVTNS	scalar_Single_precision_to_32_bit	scalar	Single_precisi
505	<i>II</i>	FCVTNU	scalar_Single_precision_to_32_bit	scalar	Single_precisi
506	<i>II</i>	SCVTF	scalar_integer_32_bit_to_single_precisio	scalar_integer	32_bit_to_sin(
507	<i>II</i>	UCVTF	scalar_integer_32_bit_to_single_precisio	scalar_integer	32_bit_to_sin(
508	<i>II</i>	FCVTAS	scalar_Single_precision_to_32_bit	scalar	Single_precisi
509	<i>II</i>	FCVTAU	scalar_Single_precision_to_32_bit	scalar	Single_precisi
510	<i>II</i>	FMOV	general_Single_precision_to_32_bit	general	Single_precisi
511	<i>II</i>	FMOV	general_32_bit_to_single_precision	general	32_bit_to_sin(
512	<i>II</i>	FCVTPS	scalar_Single_precision_to_32_bit	scalar	Single_precisi
513	<i>II</i>	FCVTPU	scalar_Single_precision_to_32_bit	scalar	Single_precisi
514	<i>II</i>	FCVTMS	scalar_Single_precision_to_32_bit	scalar	Single_precisi
515	<i>II</i>	FCVTMU	scalar_Single_precision_to_32_bit	scalar	Single_precis
516	<i>II</i>	FCVTZS	scalar_integer_Single_precision_to_32_t	scalar_integer	Single_precis
517	<i>II</i>	FCVTZU	scalar_integer_Single_precision_to_32_t	scalar_integer	Single_precis
518	<i>II</i>	FCVTNS	scalar_Double_precision_to_32_bit	scalar	Double_precis

1	in_use	Opcode	Extended Name	Specific	variant
519	<i>II</i>	FCVTNU	scalar_Double_precision_to_32_bit	scalar	Double_precis
520	<i>II</i>	SCVTF	scalar_integer_32_bit_to_double_precis	i scalar_integer	32_bit_to_doι
521	<i>II</i>	UCVTF	scalar_integer_32_bit_to_double_precis	i scalar_integer	32_bit_to_doι
522	<i>II</i>	FCVTAS	scalar_Double_precision_to_32_bit	scalar	Double_precis
523	<i>II</i>	FCVTAU	scalar_Double_precision_to_32_bit	scalar	Double_precis
524	<i>II</i>	FCVTPS	scalar_Double_precision_to_32_bit	scalar	Double_precis
525	<i>II</i>	FCVTPU	scalar_Double_precision_to_32_bit	scalar	Double_precis
526	<i>II</i>	FCVTMS	scalar_Double_precision_to_32_bit	scalar	Double_precis
527	<i>II</i>	FCVTMU	scalar_Double_precision_to_32_bit	scalar	Double_precis
528	<i>II</i>	FCVTZS	scalar_integer_Double_precision_to_32	_ scalar_integer	Double_precis
529	<i>II</i>	FCVTZU	scalar_integer_Double_precision_to_32	_ scalar_integer	Double_precis
530	<i>II</i>	FCVTNS	scalar_Single_precision_to_64_bit	scalar	Single_precisi
531	<i>II</i>	FCVTNU	scalar_Single_precision_to_64_bit	scalar	Single_precisi
532	<i>II</i>	SCVTF	scalar_integer_64_bit_to_single_precision	o scalar_integer	64_bit_to_sin
533	<i>II</i>	UCVTF	scalar_integer_64_bit_to_single_precision	o scalar_integer	64_bit_to_sin
534	<i>II</i>	FCVTAS	scalar_Single_precision_to_64_bit	scalar	Single_precisi
535	<i>II</i>	FCVTAU	scalar_Single_precision_to_64_bit	scalar	Single_precisi
536	<i>II</i>	FCVTPS	scalar_Single_precision_to_64_bit	scalar	Single_precisi
537	<i>II</i>	FCVTPU	scalar_Single_precision_to_64_bit	scalar	Single_precisi
538	<i>II</i>	FCVTMS	scalar_Single_precision_to_64_bit	scalar	Single_precisi
539	<i>II</i>	FCVTMU	scalar_Single_precision_to_64_bit	scalar	Single_precisi
540	<i>II</i>	FCVTZS	scalar_integer_Single_precision_to_64_	t scalar_integer	Single_precisi
541	<i>II</i>	FCVTZU	scalar_integer_Single_precision_to_64_	t scalar_integer	Single_precisi
542	<i>II</i>	FCVTNS	scalar_Double_precision_to_64_bit	scalar	Double_precis
543	<i>II</i>	FCVTNU	scalar_Double_precision_to_64_bit	scalar	Double_precis
544	<i>II</i>	SCVTF	scalar_integer_64_bit_to_double_precis	i scalar_integer	64_bit_to_doι
545	<i>II</i>	UCVTF	scalar_integer_64_bit_to_double_precis	i scalar_integer	64_bit_to_doι
546	<i>II</i>	FCVTAS	scalar_Double_precision_to_64_bit	scalar	Double_precis
547	<i>II</i>	FCVTAU	scalar_Double_precision_to_64_bit	scalar	Double_precis
548	<i>II</i>	FMOV	general_Double_precision_to_64_bit	general	Double_precis
549	<i>II</i>	FMOV	general_64_bit_to_double_precision	general	64_bit_to_doι
550	<i>II</i>	FCVTPS	scalar_Double_precision_to_64_bit	scalar	Double_precis
551	<i>II</i>	FCVTPU	scalar_Double_precision_to_64_bit	scalar	Double_precis
552	<i>II</i>	FCVTMS	scalar_Double_precision_to_64_bit	scalar	Double_precis

1	in_use	Opcode	Extended Name	Specific	variant
553	<i>II</i>	FCVTMU	scalar_Double_precision_to_64_bit	scalar	Double_precis
554	<i>II</i>	FCVTZS	scalar_integer_Double_precision_to_64	_ scalar_integer	Double_precis
555	<i>II</i>	FCVTZU	scalar_integer_Double_precision_to_64	_ scalar_integer	Double_precis
556	<i>II</i>	FMOV	general_Top_half_of_128_bit_to_64_bit	general	Top_half_of_
557	<i>II</i>	FMOV	general_64_bit_to_top_half_of_128_bit	general	64_bit_to_top
558	<i>II</i>	Floating-point data-prod	e		
559	<i>II</i>	FMADD	Single_precision		Single_precisi
560	<i>II</i>	FMSUB	Single_precision		Single_precis
561	<i>II</i>	FNMADD	Single_precision		Single_precis
562	<i>II</i>	FNMSUB	Single_precision		Single_precis
563	<i>II</i>	FMADD	Double_precision		Double_precis
564	<i>II</i>	FMSUB	Double_precision		Double_precis
565	<i>II</i>	FNMADD	Double_precision		Double_precis
566	<i>II</i>	FNMSUB	Double_precision		Double_precis
567	<i>II</i>	AdvSIMD scalar three sa	an		
568	<i>II</i>	SQADD	Scalar		Scalar
569	<i>II</i>	SQSUB	Scalar		Scalar
570	<i>II</i>	CMGT	register_Scalar	register	Scalar
571	<i>II</i>	CMGE	register_Scalar	register	Scalar
572	<i>II</i>	SSHL	Scalar		Scalar
573	<i>II</i>	SQSHL	register_Scalar	register	Scalar
574	<i>II</i>	SRSHL	Scalar		Scalar
575	<i>II</i>	SQRSHL	Scalar		Scalar
576	<i>II</i>	ADD	vector_Scalar	vector	Scalar
577	<i>II</i>	CMTST	Scalar		Scalar
578	<i>II</i>	SQDMULH	vector_Scalar	vector	Scalar
579	<i>II</i>	FMULX	Scalar		Scalar
580	<i>II</i>	FCMEQ	register_Scalar	register	Scalar
581	<i>II</i>	FRECPS	Scalar		Scalar
582	<i>II</i>	FRSQRTS	Scalar		Scalar
583	<i>II</i>	UQADD	Scalar		Scalar
584	<i>II</i>	UQSUB	Scalar		Scalar
585	<i>II</i>	CMHI	register_Scalar	register	Scalar
586	<i>II</i>	CMHS	register_Scalar	register	Scalar

587 // USHL Scalar Scalar 588 // UQSHL register_Scalar register Scalar 589 // URSHL Scalar Scalar 590 // UQRSHL Scalar Scalar 590 // SUB vector_Scalar vector Scalar 591 // CMEQ register_Scalar register Scalar 592 // CMEQ register_Scalar register Scalar 593 // FCMGE register_Scalar vector Scalar 594 // FACGE Scalar Scalar Scalar 595 // FACGE Scalar Scalar Scalar 596 // FABD Scalar Scalar Scalar 597 // FCMGT register_Scalar register Scalar 598 // FACGT Scalar Scalar 600 // AdvSIMD
589 // URSHL Scalar Scalar 590 // UQRSHL Scalar Scalar 591 // SUB vector_Scalar vector Scalar 592 // CMEQ register_Scalar register Scalar 593 // SQRDMULH vector_Scalar vector Scalar 594 // FCMGE register_Scalar register Scalar 595 // FACGE Scalar Scalar Scalar 596 // FACGE Scalar Scalar Scalar 597 // FCMGT register_Scalar register Scalar 598 // FACGT Scalar Scalar Scalar 599 // AdvSIMD scalar three diff Vector_Scalar vector Scalar 600 // SQDMLAL2 vector_Scalar vector Scalar 601 // SQDMLSL2 vector_Scalar vector Scal
590 // UQRSHL Scalar Scalar 591 // SUB vector_Scalar vector Scalar 592 // CMEQ register_Scalar register Scalar 593 // SQRDMULH vector_Scalar vector Scalar 594 // FCMGE register_Scalar register Scalar 595 // FACGE Scalar Scalar Scalar 596 // FABD Scalar Scalar Scalar 597 // FCMGT register_Scalar register Scalar 598 // FACGT Scalar scalar Scalar 599 // AdvSIMD scalar three diff Vector_Scalar vector Scalar 600 // SQDMLAL2 vector_Scalar vector Scalar 601 // SQDMLSL vector_Scalar vector Scalar 602 // SQDMULL vector_Scalar <
591
592 // CMEQ register_Scalar register Scalar 593 // SQRDMULH vector_Scalar vector Scalar 594 // FCMGE register_Scalar register Scalar 595 // FACGE Scalar Scalar 596 // FABD Scalar Scalar 597 // FCMGT register_Scalar register Scalar 598 // FACGT Scalar Scalar Scalar 599 // AdvSIMD scalar three diff Scalar Vector Scalar 600 // SQDMLAL vector_Scalar vector Scalar 601 // SQDMLAL vector_Scalar vector Scalar 602 // SQDMLSL vector_Scalar vector Scalar 603 // SQDMULL vector_Scalar vector Scalar 604 // SQDMULL vector_Scalar vector
593 // SQRDMULH vector_Scalar vector Scalar 594 // FCMGE register_Scalar register Scalar 595 // FACGE Scalar Scalar 596 // FABD Scalar Scalar 597 // FCMGT register_Scalar register Scalar 598 // FACGT Scalar Scalar 599 // AdvSIMD scalar three diff Scalar Vector Scalar 600 // SQDMLAL vector_Scalar vector Scalar 601 // SQDMLAL vector_Scalar vector Scalar 602 // SQDMLSL vector_Scalar vector Scalar 603 // SQDMULL vector_Scalar vector Scalar 604 // SQDMULL vector_Scalar vector Scalar 605 // SQDMULL vector_Scalar vector Scalar </td
594 // FCMGE register_Scalar register Scalar 595 // FACGE Scalar Scalar 596 // FABD Scalar Scalar 597 // FCMGT register_Scalar register Scalar 598 // FACGT Scalar Scalar 599 // AdvSIMD scalar three diff Scalar Vector Scalar 600 // SQDMLAL vector_Scalar vector Scalar 601 // SQDMLAL vector_Scalar vector Scalar 602 // SQDMLSL vector_Scalar vector Scalar 603 // SQDMLSL vector_Scalar vector Scalar 604 // SQDMULL vector_Scalar vector Scalar 605 // SQDMULL vector_Scalar vector Scalar 606 // AdvSIMD scalar two-regr Scalar Scalar Scalar
595 // FACGE Scalar Scalar 596 // FABD Scalar Scalar 597 // FCMGT register_Scalar register Scalar 598 // FACGT Scalar Scalar 599 // AdvSIMD scalar three diff Scalar Vector Scalar 600 // SQDMLAL Vector_Scalar Vector Scalar 601 // SQDMLAL2 Vector_Scalar Vector Scalar 602 // SQDMLSL Vector_Scalar Vector Scalar 603 // SQDMUSL Vector_Scalar Vector Scalar 604 // SQDMULL Vector_Scalar Vector Scalar 605 // SQDMULL2 Vector_Scalar Vector Scalar 606 // AdvSIMD scalar two-reg r Scalar Scalar Scalar 607 // SQABS Scalar Scalar
596 // FABD Scalar Scalar 597 // FCMGT register_Scalar register Scalar 598 // FACGT Scalar Scalar 599 // AdvSIMD scalar three diff Vector Scalar 600 // SQDMLAL Vector_Scalar Vector Scalar 601 // SQDMLAL2 Vector_Scalar Vector Scalar 602 // SQDMLSL Vector_Scalar Vector Scalar 603 // SQDMULL Vector_Scalar Vector Scalar 604 // SQDMULL Vector_Scalar Vector Scalar 605 // SQDMULL2 Vector_Scalar Vector Scalar 606 // AdvSIMD scalar two-reg r Scalar Scalar Scalar 608 // SQABS Scalar Scalar
597 // FCMGT register_Scalar register Scalar 598 // FACGT Scalar Scalar 599 // AdvSIMD scalar three diff Vector Scalar 600 // SQDMLAL vector_Scalar vector Scalar 601 // SQDMLAL2 vector_Scalar vector Scalar 602 // SQDMLSL vector_Scalar vector Scalar 603 // SQDMULL vector_Scalar vector Scalar 604 // SQDMULL vector_Scalar vector Scalar 605 // AdvSIMD scalar two-reg r Vector Scalar 606 // AdvSIMD scalar two-reg r Scalar Scalar 608 // SQABS Scalar Scalar
598 // FACGT Scalar 599 // AdvSIMD scalar three diff 600 // SQDMLAL vector_Scalar vector Scalar 601 // SQDMLAL2 vector_Scalar vector Scalar 602 // SQDMLSL vector_Scalar vector Scalar 603 // SQDMLSL2 vector_Scalar vector Scalar 604 // SQDMULL vector_Scalar vector Scalar 605 // SQDMULL2 vector_Scalar vector Scalar 606 // AdvSIMD scalar two-reg r Scalar Scalar Scalar 607 // SQABS Scalar Scalar
599 // AdvSIMD scalar three diff 600 // SQDMLAL vector_Scalar vector Scalar 601 // SQDMLAL2 vector_Scalar vector Scalar 602 // SQDMLSL vector_Scalar vector Scalar 603 // SQDMLSL2 vector_Scalar vector Scalar 604 // SQDMULL vector_Scalar vector Scalar 605 // SQDMULL2 vector_Scalar vector Scalar 606 // AdvSIMD scalar two-reg r Scalar Scalar Scalar 607 // SQABS Scalar Scalar
600 // SQDMLAL vector_Scalar vector Scalar 601 // SQDMLAL2 vector_Scalar vector Scalar 602 // SQDMLSL vector_Scalar vector Scalar 603 // SQDMLSL2 vector_Scalar vector Scalar 604 // SQDMULL vector_Scalar vector Scalar 605 // SQDMULL2 vector_Scalar vector Scalar 606 // AdvSIMD scalar two-reg r Scalar Scalar Scalar 607 // SUQADD Scalar Scalar Scalar
601 // SQDMLAL2 vector_Scalar vector Scalar 602 // SQDMLSL vector_Scalar vector Scalar 603 // SQDMLSL2 vector_Scalar vector Scalar 604 // SQDMULL vector_Scalar vector Scalar 605 // SQDMULL2 vector_Scalar vector Scalar 606 // AdvSIMD scalar two-reg r Scalar Scalar 607 // SUQADD Scalar Scalar 608 // SQABS Scalar Scalar
602 // SQDMLSL vector_Scalar vector Scalar 603 // SQDMLSL2 vector_Scalar vector Scalar 604 // SQDMULL vector_Scalar vector Scalar 605 // SQDMULL2 vector_Scalar vector Scalar 606 // AdvSIMD scalar two-reg r Scalar Scalar 607 // SUQADD Scalar Scalar 608 // SQABS Scalar Scalar
603 // SQDMLSL2 vector_Scalar vector Scalar 604 // SQDMULL vector_Scalar vector Scalar 605 // SQDMULL2 vector_Scalar vector Scalar 606 // AdvSIMD scalar two-reg r Scalar Scalar 607 // SUQADD Scalar Scalar 608 // SQABS Scalar Scalar
604 // SQDMULL vector_Scalar vector Scalar 605 // SQDMULL2 vector_Scalar vector Scalar 606 // AdvSIMD scalar two-reg r Scalar Scalar 607 // SUQADD Scalar Scalar 608 // SQABS Scalar Scalar
605 // SQDMULL2 vector_Scalar vector Scalar 606 // AdvSIMD scalar two-reg r Scalar Scalar 607 // SUQADD Scalar Scalar 608 // SQABS Scalar Scalar
606 // AdvSIMD scalar two-reg r 607 // SUQADD Scalar 608 // SQABS Scalar Scalar Scalar
607
608 // SQABS Scalar Scalar
609 // CMGT zero Scalar zero Scalar
200 - 201
610 // CMEQ zero_Scalar zero Scalar
611 // CMLT zero_Scalar zero Scalar
612 // ABS Scalar Scalar
613 // SQXTN Scalar Scalar
614 // SQXTN2 Scalar Scalar
615 // FCVTNS vector_Scalar vector Scalar
616 // FCVTMS vector_Scalar vector Scalar
617 // FCVTAS vector_Scalar vector Scalar
618 // SCVTF vector_integer_Scalar vector_integer Scalar
619 // FCMGT zero_Scalar zero Scalar
620 // FCMEQ zero_Scalar zero Scalar

1	in_use	Opcode	Extended Name	Specific	variant
621	II	FCMLT	zero_Scalar	zero	Scalar
622	<i>II</i>	FCVTPS	vector_Scalar	vector	Scalar
623	<i>II</i>	FCVTZS	vector_integer_Scalar	vector_integer	Scalar
624	<i>II</i>	FRECPE	Scalar		Scalar
625	<i>II</i>	FRECPX			
626	<i>II</i>	USQADD	Scalar		Scalar
627	<i>II</i>	SQNEG	Scalar		Scalar
628	<i>II</i>	CMGE	zero_Scalar	zero	Scalar
629	<i>II</i>	CMLE	zero_Scalar	zero	Scalar
630	<i>II</i>	NEG	vector_Scalar	vector	Scalar
631	<i>II</i>	SQXTUN	Scalar		Scalar
632	<i>II</i>	SQXTUN2	Scalar		Scalar
633	<i>II</i>	UQXTN	Scalar		Scalar
634	<i>II</i>	UQXTN2	Scalar		Scalar
635	<i>II</i>	FCVTXN	Scalar		Scalar
636	<i>II</i>	FCVTXN2	Scalar		Scalar
637	<i>II</i>	FCVTNU	vector_Scalar	vector	Scalar
638	<i>II</i>	FCVTMU	vector_Scalar	vector	Scalar
639	<i>II</i>	FCVTAU	vector_Scalar	vector	Scalar
640	<i>II</i>	UCVTF	vector_integer_Scalar	vector_integer	Scalar
641	<i>II</i>	FCMGE	zero_Scalar	zero	Scalar
642	<i>II</i>	FCMLE	zero_Scalar	zero	Scalar
643	<i>II</i>	FCVTPU	vector_Scalar	vector	Scalar
644	<i>II</i>	FCVTZU	vector_integer_Scalar	vector_integer	Scalar
645	<i>II</i>	FRSQRTE	Scalar		Scalar
646	<i>II</i>	AdvSIMD scalar pairs	vise		
647	<i>II</i>	ADDP	scalar	scalar	
648	<i>II</i>	FMAXNMP	scalar	scalar	
649	<i>II</i>	FADDP	scalar	scalar	
650	<i>II</i>	FMAXP	scalar	scalar	
651	<i>II</i>	FMINNMP	scalar	scalar	
652	<i>II</i>	FMINP	scalar	scalar	
653	<i>II</i>	AdvSIMD scalar copy	•		
654	<i>II</i>	DUP	element_Scalar	element	Scalar

1	in_use	Opcode	Extended Name	Specific	variant
655	<i>II</i>	AdvSIMD scalar x ind	lexec		
656	<i>II</i>	SQDMLAL	by_element_Scalar	by_element	Scalar
657	<i>II</i>	SQDMLAL2	by_element_Scalar	by_element	Scalar
658	<i>II</i>	SQDMLSL	by_element_Scalar	by_element	Scalar
659	<i>II</i>	SQDMLSL2	by_element_Scalar	by_element	Scalar
660	<i>II</i>	SQDMULL	by_element_Scalar	by_element	Scalar
661	<i>II</i>	SQDMULL2	by_element_Scalar	by_element	Scalar
662	<i>II</i>	SQDMULH	by_element_Scalar	by_element	Scalar
663	<i>II</i>	SQRDMULH	by_element_Scalar	by_element	Scalar
664	<i>II</i>	FMLA	by_element_Scalar	by_element	Scalar
665	<i>II</i>	FMLS	by_element_Scalar	by_element	Scalar
666	<i>II</i>	FMUL	by_element_Scalar	by_element	Scalar
667	<i>II</i>	FMULX	by_element_Scalar	by_element	Scalar
668	<i>II</i>	AdvSIMD scalar shift	by i		
669	<i>II</i>	SSHR	Scalar		Scalar
670	<i>II</i>	SSRA	Scalar		Scalar
671	<i>II</i>	SRSHR	Scalar		Scalar
672	<i>II</i>	SRSRA	Scalar		Scalar
673	<i>II</i>	SHL	Scalar		Scalar
674	<i>II</i>	SQSHL	immediate_Scalar	immediate	Scalar
675	<i>II</i>	SQSHRN	Scalar		Scalar
676	<i>II</i>	SQSHRN2	Scalar		Scalar
677	<i>II</i>	SQRSHRN	Scalar		Scalar
678	<i>II</i>	SQRSHRN2	Scalar		Scalar
679	<i>II</i>	SCVTF	vector_fixed_point_Scalar	vector_fixed_point	Scalar
680	<i>II</i>	FCVTZS	vector_fixed_point_Scalar	vector_fixed_point	Scalar
681	<i>II</i>	USHR	Scalar		Scalar
682	<i>II</i>	USRA	Scalar		Scalar
683	<i>II</i>	URSHR	Scalar		Scalar
684	<i>II</i>	URSRA	Scalar		Scalar
685	<i>II</i>	SRI	Scalar		Scalar
686	<i>II</i>	SLI	Scalar		Scalar
687	<i>II</i>	SQSHLU	Scalar		Scalar
688	<i>II</i>	UQSHL	immediate_Scalar	immediate	Scalar

1	in_use	Opcode	Extended Name	Specific	variant
689	// ··	SQSHRUN	Scalar		Scalar
690	<i> </i>	SQSHRUN2	Scalar		Scalar
691	<i> </i>	SQRSHRUN	Scalar		Scalar
692	<i>II</i>	SQRSHRUN2	Scalar		Scalar
693	<i>II</i>	UQSHRN	Scalar		Scalar
694	<i>II</i>	UQRSHRN	Scalar		Scalar
695	<i>II</i>	UQRSHRN2	Scalar		Scalar
696	<i>II</i>	UCVTF	vector_fixed_point_Scalar	vector_fixed_point	Scalar
697	<i>II</i>	FCVTZU	vector_fixed_point_Scalar	vector_fixed_point	Scalar
698	<i>II</i>	Crypto three-reg SHA			
699	<i>II</i>	SHA1C			
700	<i>II</i>	SHA1P			
701	<i>II</i>	SHA1M			
702	<i>II</i>	SHA1SU0			
703	<i>II</i>	SHA256H			
704	<i>II</i>	SHA256H2			
705	<i>II</i>	SHA256SU1			
706	<i>II</i>	Crypto two-reg SHA			
707	<i>II</i>	SHA1H			
708	<i>II</i>	SHA1SU1			
709	<i>II</i>	SHA256SU0			
710	<i>II</i>	Crypto AES			
711	<i>II</i>	AESE			
712	<i>II</i>	AESD			
713	<i>II</i>	AESMC			
714	<i>II</i>	AESIMC			
715	<i>II</i>	AdvSIMD three same			
716	<i>II</i>	SHADD			
717	<i>II</i>	SQADD	Vector		Vector
718	<i>II</i>	SRHADD			
719	<i>II</i>	SHSUB			
720	<i>II</i>	SQSUB	Vector		Vector
721	<i>II</i>	CMGT	register_Vector	register	Vector
722	<i>II</i>	CMGE	register_Vector	register	Vector
-			5 2	3	

1	in_use	Opcode	Extended Name	Specific	variant
723	<i>II</i>	SSHL Vector			
724	<i>II</i>	SQSHL	register_Vector	register	Vector
725	<i>II</i>	SRSHL	Vector		Vector
726	<i>II</i>	SQRSHL	Vector		Vector
727	<i>II</i>	SMAX			
728	<i>II</i>	SMIN			
729	<i>II</i>	SABD			
730	<i>II</i>	SABA			
731	<i>II</i>	ADD	vector_Vector	vector	Vector
732	<i>II</i>	CMTST	Vector		Vector
733	<i>II</i>	MLA	vector	vector	
734	<i>II</i>	MUL	vector	vector	
735	<i>II</i>	SMAXP			
736	<i>II</i>	SMINP			
737	<i>II</i>	SQDMULH	vector_Vector	vector	Vector
738	<i>II</i>	ADDP	vector	vector	
739	<i>II</i>	FMAXNM	vector	vector	
740	<i>II</i>	FMLA	vector	vector	
741	<i>II</i>	FADD	vector	vector	
742	<i>II</i>	FMULX	Vector		Vector
743	<i>II</i>	FCMEQ	register_Vector	register	Vector
744	<i>II</i>	FMAX	vector	vector	
745	<i>II</i>	FRECPS	Vector		Vector
746	<i>II</i>	AND	vector	vector	
747	<i>II</i>	BIC	vector_register	vector_register	
748	<i>II</i>	FMINNM	vector	vector	
749	<i>II</i>	FMLS	vector	vector	
750	<i>II</i>	FSUB	vector	vector	
751	<i>II</i>	FMIN	vector	vector	
752	<i>II</i>	FRSQRTS	Vector		Vector
753	<i>II</i>	ORR	vector_register	vector_register	
754	<i>II</i>	ORN	vector	vector	
755	<i>II</i>	UHADD			
756	<i> </i>	UQADD	Vector		Vector

1	in_use	Opcode	Extended Name	Specific	variant
757	<i>II</i>	URHADD			
758	<i>II</i>	UHSUB			
759	<i>II</i>		Vector		Vector
760	<i>II</i>	CMHI	register_Vector	register	Vector
761	<i>II</i>	CMHS	register_Vector	register	Vector
762	<i>II</i>	USHL	Vector		Vector
763	<i>II</i>	UQSHL	register_Vector	register	Vector
764	<i>II</i>	URSHL	Vector		Vector
765	<i>II</i>	UQRSHL	Vector		Vector
766	<i>II</i>	UMAX			
767	<i>II</i>	UMIN			
768	<i>II</i>	UABD			
769	<i>II</i>	UABA			
770	<i>II</i>	SUB	vector_Vector	vector	Vector
771	<i>II</i>	CMEQ	register_Vector	register	Vector
772	<i>II</i>	MLS	vector	vector	
773	<i>II</i>	PMUL			
774	<i>II</i>	UMAXP			
775	<i>II</i>	UMINP			
776	<i>II</i>	SQRDMULH	vector_Vector	vector	Vector
777	<i>II</i>	FMAXNMP	vector	vector	
778	<i>II</i>	FADDP	vector	vector	
779	<i>II</i>	FMUL	vector	vector	
780	<i>II</i>	FCMGE	register_Vector	register	Vector
781	<i>II</i>	FACGE	Vector		Vector
782	<i>II</i>	FMAXP	vector	vector	
783	<i>II</i>	FDIV	vector	vector	
784	<i>II</i>	EOR	vector	vector	
785	<i>II</i>	BSL			
786	<i>II</i>	FMINNMP	vector	vector	
787	<i>II</i>	FABD	Vector		Vector
788	<i>II</i>	FCMGT	register_Vector	register	Vector
789	<i>II</i>	FACGT	Vector		Vector
790	<i>II</i>	FMINP	vector	vector	

1	in_use	Opcode	Extended Name	Specific	variant
791	<i>II</i>	BIT			
792	<i>II</i>	BIF			
793	<i>II</i>	AdvSIMD three different			
794	<i>II</i>	SADDL			
795	<i>II</i>	SADDL2			
796	<i>II</i>	SADDW			
797	<i>II</i>	SADDW2			
798	<i>II</i>	SSUBL			
799	<i>II</i>	SSUBL2			
800	<i>II</i>	SSUBW			
801	<i>II</i>	SSUBW2			
802	<i>II</i>	ADDHN			
803	<i>II</i>	ADDHN2			
804	<i>II</i>	SABAL			
805	<i>II</i>	SABAL2			
806	<i>II</i>	SUBHN			
807	<i>II</i>	SUBHN2			
808	<i>II</i>	SABDL			
809	<i>II</i>	SABDL2			
810	<i>II</i>	SMLAL	vector	vector	
811	<i>II</i>	SMLAL2	vector	vector	
812	<i>II</i>	SQDMLAL	vector_Vector	vector	Vector
813	<i>II</i>	SQDMLAL2	vector_Vector	vector	Vector
814	<i>II</i>	SMLSL	vector	vector	
815	<i>II</i>	SMLSL2	vector	vector	
816	<i>II</i>	SQDMLSL	vector_Vector	vector	Vector
817	<i>II</i>	SQDMLSL2	vector_Vector	vector	Vector
818	<i>II</i>	SMULL	vector	vector	
819	<i>II</i>	SMULL2	vector	vector	
820	<i>II</i>	SQDMULL	vector_Vector	vector	Vector
821	<i>II</i>	SQDMULL2	vector_Vector	vector	Vector
822	<i>II</i>	PMULL			
823	<i>II</i>	PMULL2			
824	<i>II</i>	UADDL			

1	in_use	Opcode	Extended Name	Specific	variant
825	<i>II</i>	UADDL2			
826	<i>II</i>	UADDW			
827	//	UADDW2			
828	<i>II</i>	USUBL			
829	<i>II</i>	USUBL2			
830	<i>II</i>	USUBW			
831	<i>II</i>	USUBW2			
832	<i>II</i>	RADDHN			
833	<i>II</i>	RADDHN2			
834	<i>II</i>	UABAL			
835	<i>II</i>	UABAL2			
836	<i>II</i>	RSUBHN			
837	<i>II</i>	RSUBHN2			
838	<i>II</i>	UABDL			
839	<i>II</i>	UABDL2			
840	<i>II</i>	UMLAL	vector	vector	
841	<i>II</i>	UMLAL2	vector	vector	
842	<i>II</i>	UMLSL	vector	vector	
843	<i>II</i>	UMLSL2	vector	vector	
844	<i>II</i>	UMULL	vector	vector	
845	<i>II</i>	UMULL2	vector	vector	
846	<i>II</i>	AdvSIMD two-reg misc			
847	<i>II</i>	REV64			
848	<i>II</i>	REV16	vector	vector	
849	<i>II</i>	SADDLP			
850	<i>II</i>	SUQADD	Vector		Vector
851	<i>II</i>	CLS	vector	vector	
852	<i>II</i>	CNT			
853	<i>II</i>	SADALP			
854	<i>II</i>	SQABS	Vector		Vector
855	<i>II</i>	CMGT	zero_Vector	zero	Vector
856	<i>II</i>	CMEQ	zero_Vector	zero	Vector
857	<i>II</i>	CMLT	zero_Vector	zero	Vector
858	II .	ABS	Vector		Vector

1	in_use	Opcode	Extended Name	Specific	variant
859	<i>II</i>	XTN			
860	<i>II</i>	XTN2			
861	<i>II</i>	SQXTN	Vector		Vector
862	<i>II</i>	SQXTN2	Vector		Vector
863	<i>II</i>	FCVTN			
864	<i>II</i>	FCVTN2			
865	<i>II</i>	FCVTL			
866	<i>II</i>	FCVTL2			
867	<i>II</i>	FRINTN	vector	vector	
868	<i>II</i>	FRINTM	vector	vector	
869	<i>II</i>	FCVTNS	vector_Vector	vector	Vector
870	<i>II</i>	FCVTMS	vector_Vector	vector	Vector
871	<i>II</i>	FCVTAS	vector_Vector	vector	Vector
872	<i>II</i>	SCVTF	vector_integer_Vector	vector_integer	Vector
873	<i>II</i>	FCMGT	zero_Vector	zero	Vector
874	<i>II</i>	FCMEQ	zero_Vector	zero	Vector
875	<i>II</i>	FCMLT	zero_Vector	zero	Vector
876	<i>II</i>	FABS	vector	vector	
877	<i>II</i>	FRINTP	vector	vector	
878	<i>II</i>	FRINTZ	vector	vector	
879	<i>II</i>	FCVTPS	vector_Vector	vector	Vector
880	<i>II</i>	FCVTZS	vector_integer_Vector	vector_integer	Vector
881	<i>II</i>	URECPE			
882	<i>II</i>	FRECPE	Vector		Vector
883	<i>II</i>	REV32	vector	vector	
884	<i>II</i>	UADDLP			
885	<i>II</i>	USQADD	Vector		Vector
886	<i>II</i>	CLZ	vector	vector	
887	<i>II</i>	UADALP			
888	<i>II</i>	SQNEG	Vector		Vector
889	<i>II</i>	CMGE	zero_Vector	zero	Vector
890	<i>II</i>	CMLE	zero_Vector	zero	Vector
891	<i>II</i>	NEG	vector_Vector	vector	Vector
892	<i>II</i>	SQXTUN	Vector		Vector

1	in_use	Opcode	Extended Name	Specific	variant
893	<i>II</i>	SQXTUN2	Vector		Vector
894	II .	SHLL			
895	<i>II</i>	SHLL2			
896	<i>II</i>	UQXTN	Vector		Vector
897	<i>II</i>	UQXTN2	Vector		Vector
898	<i>II</i>	FCVTXN	Vector		Vector
899	<i>II</i>	FCVTXN2	Vector		Vector
900	<i>II</i>	FRINTA	vector	vector	
901	<i>II</i>	FRINTX	vector	vector	
902	<i>II</i>	FCVTNU	vector_Vector	vector	Vector
903	<i>II</i>	FCVTMU	vector_Vector	vector	Vector
904	<i>II</i>	FCVTAU	vector_Vector	vector	Vector
905	<i>II</i>	UCVTF	vector_integer_Vector	vector_integer	Vector
906	<i>II</i>	NOT			
907	<i>II</i>	RBIT	vector	vector	
908	<i>II</i>	FCMGE	zero_Vector	zero	Vector
909	<i>II</i>	FCMLE	zero_Vector	zero	Vector
910	<i>II</i>	FNEG	vector	vector	
911	<i>II</i>	FRINTI	vector	vector	
912	<i>II</i>	FCVTPU	vector_Vector	vector	Vector
913	<i>II</i>	FCVTZU	vector_integer_Vector	vector_integer	Vector
914	<i>II</i>	URSQRTE			
915	<i>II</i>	FRSQRTE	Vector		Vector
916	<i>II</i>	FSQRT	vector	vector	
917	<i>II</i>	AdvSIMD across lanes			
918	<i>II</i>	SADDLV			
919	<i>II</i>	SMAXV			
920	<i>II</i>	SMINV			
921	<i>II</i>	ADDV			
922	<i>II</i>	UADDLV			
923	<i>II</i>	UMAXV			
924	<i>II</i>	UMINV			
925	<i>II</i>	FMAXNMV			
926	<i>II</i>	FMAXV			

1	in_use	Opcode	Extended Name	Specific	variant
927	<i>II</i>	FMINNMV			
928	<i>II</i>	FMINV			
929	<i>II</i>	AdvSIMD copy			
930	<i>II</i>	DUP	element_Vector	element	Vector
931	<i>II</i>	DUP	general	general	
932	<i>II</i>	SMOV	32_bit		32_bit
933	<i>II</i>	UMOV	32_bit		32_bit
934	<i>II</i>	INS	general	general	
935	<i>II</i>	SMOV	64_bit		64_bit
936	<i>II</i>	UMOV	64_bit		64_bit
937	<i>II</i>	INS	element	element	
938	<i>II</i>	AdvSIMD vector x ind	exe		
939	<i>II</i>	SMLAL	by_element	by_element	
940	<i>II</i>	SMLAL2	by_element	by_element	
941	<i>II</i>	SQDMLAL	by_element_Vector	by_element	Vector
942	<i>II</i>	SQDMLAL2	by_element_Vector	by_element	Vector
943	<i>II</i>	SMLSL	by_element	by_element	
944	<i>II</i>	SMLSL2	by_element	by_element	
945	<i>II</i>	SQDMLSL	by_element_Vector	by_element	Vector
946	<i>II</i>	SQDMLSL2	by_element_Vector	by_element	Vector
947	<i>II</i>	MUL	by_element	by_element	
948	<i>II</i>	SMULL	by_element	by_element	
949	<i>II</i>	SMULL2	by_element	by_element	
950	<i>II</i>	SQDMULL	by_element_Vector	by_element	Vector
951	<i>II</i>	SQDMULL2	by_element_Vector	by_element	Vector
952	<i>II</i>	SQDMULH	by_element_Vector	by_element	Vector
953	<i>II</i>	SQRDMULH	by_element_Vector	by_element	Vector
954	<i>II</i>	FMLA	by_element_Vector	by_element	Vector
955	<i>II</i>	FMLS	by_element_Vector	by_element	Vector
956	<i>II</i>	FMUL	by_element_Vector	by_element	Vector
957	<i>II</i>	MLA	by_element	by_element	
958	<i>II</i>	UMLAL	by_element	by_element	
959	<i>II</i>	UMLAL2	by_element	by_element	
960	<i>II</i>	MLS	by_element	by_element	

1	in_use	Opcode	Extended Name	Specific	variant
961	<i>II</i>	UMLSL	by_element	by_element	
962	<i>II</i>	UMLSL2	by_element	by_element	
963	<i>II</i>	UMULL	by_element	by_element	
964	<i>II</i>	UMULL2	by_element	by_element	
965	<i>II</i>	FMULX	by_element_Vector	by_element	Vector
966	<i>II</i>	AdvSIMD modified i	mmec		
967	<i>II</i>	MOVI	32_bit_shifted_immediate		32_bit_shifted
968	<i>II</i>	ORR	vector_immediate_32_bit	vector_immediate	32_bit
969	<i>II</i>	MOVI	16_bit_shifted_immediate		16_bit_shifted
970	<i>II</i>	ORR	vector_immediate_16_bit	vector_immediate	16_bit
971	<i>II</i>	MOVI	32_bit_shifting_ones		32_bit_shiftin(
972	<i>II</i>	MOVI	8_bit		8_bit
973	<i>II</i>	FMOV	vector_immediate_Single_precision	vector_immediate	Single_precis
974	<i>II</i>	MVNI	32_bit_shifted_immediate		32_bit_shifted
975	<i>II</i>	BIC	vector_immediate_32_bit	vector_immediate	32_bit
976	<i>II</i>	MVNI	16_bit_shifted_immediate		16_bit_shifted
977	<i>II</i>	BIC	vector_immediate_16_bit	vector_immediate	16_bit
978	<i>II</i>	MVNI	32_bit_shifting_ones		32_bit_shiftin(
979	<i>II</i>	MOVI	64_bit_scalar		64_bit_scalar
980	<i>II</i>	MOVI	64_bit_vector		64_bit_vector
981	<i>II</i>	FMOV	vector_immediate_Double_precision	vector_immediate	Double_precis
982	<i>II</i>	AdvSIMD shift by im	nmedi		
983	<i>II</i>	SSHR	Vector		Vector
984	<i>II</i>	SSRA	Vector		Vector
985	<i>II</i>	SRSHR	Vector		Vector
986	<i>II</i>	SRSRA	Vector		Vector
987	<i>II</i>	SHL	Vector		Vector
988	<i>II</i>	SQSHL	immediate_Vector	immediate	Vector
989	<i>II</i>	SHRN			
990	<i>II</i>	SHRN2			
991	<i>II</i>	RSHRN			
992	<i>II</i>	RSHRN2			
993	<i>II</i>	SQSHRN	Vector		Vector
994	<i>II</i>	SQSHRN2	Vector		Vector

1	in_use	Opcode	Extended Name	Specific	variant
995	<i>II</i>	SQRSHRN	Vector		Vector
996	<i>II</i>	SQRSHRN2	Vector		Vector
997	<i>II</i>	SSHLL			
998	<i>II</i>	SSHLL2			
999	<i>II</i>	SCVTF	vector_fixed_point_Vector	vector_fixed_point	Vector
1000	<i>II</i>	FCVTZS	vector_fixed_point_Vector	vector_fixed_point	Vector
1001	<i>II</i>	USHR	Vector		Vector
1002	<i>II</i>	USRA	Vector		Vector
1003	<i>II</i>	URSHR	Vector		Vector
1004	<i>II</i>	URSRA	Vector		Vector
1005	<i>II</i>	SRI	Vector		Vector
1006	<i>II</i>	SLI	Vector		Vector
1007	<i>II</i>	SQSHLU	Vector		Vector
1008	<i>II</i>	UQSHL	immediate_Vector	immediate	Vector
1009	<i>II</i>	SQSHRUN	Vector		Vector
1010	<i>II</i>	SQSHRUN2	Vector		Vector
1011	<i>II</i>	SQRSHRUN	Vector		Vector
1012	<i>II</i>	SQRSHRUN2	Vector		Vector
1013	<i>II</i>	UQSHRN	Vector		Vector
1014	<i>II</i>	UQRSHRN	Vector		Vector
1015	<i>II</i>	UQRSHRN2	Vector		Vector
1016	<i>II</i>	USHLL			
1017	<i>II</i>	USHLL2			
1018	<i>II</i>	UCVTF	vector_fixed_point_Vector	vector_fixed_point	Vector
1019	<i>II</i>	FCVTZU	vector_fixed_point_Vector	vector_fixed_point	Vector
1020	<i>II</i>	AdvSIMD TBL/TBX			
1021	<i>II</i>	TBL	Single_register_table		Single_registe
1022	<i>II</i>	TBX	Single_register_table		Single_registe
1023	<i>II</i>	TBL	Two_register_table		Two_register_
1024	<i>II</i>	TBX	Two_register_table		Two_register_
1025	<i>II</i>	TBL	Three_register_table		Three_registe
1026	<i>II</i>	TBX	Three_register_table		Three_registe
1027	<i>II</i>	TBL	Four_register_table		Four_register_
1028	<i>II</i>	TBX	Four_register_table		Four_register _.

1	in_use	Opcode	Extended Name	Specific	variant
1029	//	AdvSIMD ZIP/UZP/TRN			
1030	//	UZP1			
1031	//	TRN1			
1032	//	ZIP1			
1033	//	UZP2			
1034	//	TRN2			
1035	//	ZIP2			
1036	//	AdvSIMD EXT			
1037	//	EXT			
1038	//	Loads and stores			
1039	//	AdvSIMD load/store multi			
1040	<i>II</i>	ST4	multiple_structures_No_offset	multiple_structures	No_offset
1041	<i>II</i>	ST1	multiple_structures_Four_registers	multiple_structures	Four_register:
1042	<i>II</i>	ST3	multiple_structures_No_offset	multiple_structures	No_offset
1043	<i>II</i>	ST1	multiple_structures_Three_registers	multiple_structures	Three_registe
1044	<i>II</i>	ST1	multiple_structures_One_register	multiple_structures	One_register
1045	<i>II</i>	ST2	multiple_structures_No_offset	multiple_structures	No_offset
1046	<i>II</i>	ST1	multiple_structures_Two_registers	multiple_structures	Two_registers
1047	<i>II</i>	LD4	multiple_structures_No_offset	multiple_structures	No_offset
1048	<i>II</i>	LD1	multiple_structures_Four_registers	multiple_structures	Four_register:
1049	<i>II</i>	LD3	multiple_structures_No_offset	multiple_structures	No_offset
1050	<i>II</i>	LD1	multiple_structures_Three_registers	multiple_structures	Three_registe
1051	<i>II</i>	LD1	multiple_structures_One_register	multiple_structures	One_register
1052	<i>II</i>	LD2	multiple_structures_No_offset	multiple_structures	No_offset
1053	<i>II</i>	LD1	multiple_structures_Two_registers	multiple_structures	Two_registers
1054	<i>II</i>	AdvSIMD load/store multi			
1055	<i>II</i>	ST4	multiple_structures_Register_offset	multiple_structures	Register_offse
1056	<i>II</i>	ST1	$multiple_structures_Four_registers_regis$	multiple_structures	Four_registers
1057	<i>II</i>	ST3	multiple_structures_Register_offset	multiple_structures	Register_offse
1058	<i>II</i>	ST1	multiple_structures_Three_registers_regi	multiple_structures	Three_registe
1059	<i>II</i>	ST1	$multiple_structures_One_register_registe$	multiple_structures	One_register_
1060	<i>II</i>	ST2	multiple_structures_Register_offset	multiple_structures	Register_offse
1061	//	ST1	multiple_structures_Two_registers_regist	multiple_structures	Two_registers
1062	<i>II</i>	ST4	multiple_structures_Immediate_offset	multiple_structures	Immediate_of

1	in_use	Opcode	Extended Name	Specific	variant
1063	<i>II</i>	ST1	multiple_structures_Four_registers_imn	ne multiple_structures	Four_register:
1064	<i>II</i>	ST3	multiple_structures_Immediate_offset	multiple_structures	Immediate_of
1065	<i>II</i>	ST1	multiple_structures_Three_registers_im	n multiple_structures	Three_registe
1066	<i>II</i>	ST1	multiple_structures_One_register_imme	ec multiple_structures	One_register_
1067	<i>II</i>	ST2	multiple_structures_Immediate_offset	multiple_structures	Immediate_of
1068	<i>II</i>	ST1	multiple_structures_Two_registers_imm	e multiple_structures	Two_registers
1069	<i>II</i>	LD4	multiple_structures_Register_offset	multiple_structures	Register_offse
1070	<i>II</i>	LD1	multiple_structures_Four_registers_reg	is multiple_structures	Four_registers
1071	<i>II</i>	LD3	multiple_structures_Register_offset	multiple_structures	Register_offse
1072	<i>II</i>	LD1	multiple_structures_Three_registers_re	gi multiple_structures	Three_registe
1073	<i>II</i>	LD1	multiple_structures_One_register_regis	te multiple_structures	One_register_
1074	<i>II</i>	LD2	multiple_structures_Register_offset	multiple_structures	Register_offse
1075	<i>II</i>	LD1	multiple_structures_Two_registers_regi	st multiple_structures	Two_registers
1076	<i>II</i>	LD4	multiple_structures_Immediate_offset	multiple_structures	Immediate_of
1077	<i>II</i>	LD1	multiple_structures_Four_registers_imn	ne multiple_structures	Four_registers
1078	<i>II</i>	LD3	multiple_structures_Immediate_offset	multiple_structures	Immediate_of
1079	<i>II</i>	LD1	multiple_structures_Three_registers_im	n multiple_structures	Three_registe
1080	<i>II</i>	LD1	multiple_structures_One_register_imme	ec multiple_structures	One_register_
1081	<i>II</i>	LD2	multiple_structures_Immediate_offset	multiple_structures	Immediate_of
1082	<i>II</i>	LD1	multiple_structures_Two_registers_imm	e multiple_structures	Two_registers
1083		AdvSIMD load/store sin	ngl		
1084	<i>II</i>	ST1	single_structure_8_bit	single_structure	8_bit
1085	<i>II</i>	ST3	single_structure_8_bit	single_structure	8_bit
1086	<i>II</i>	ST1	single_structure_16_bit	single_structure	16_bit
1087	<i>II</i>	ST3	single_structure_16_bit	single_structure	16_bit
1088	<i>II</i>	ST1	single_structure_32_bit	single_structure	32_bit
1089	<i>II</i>	ST1	single_structure_64_bit	single_structure	64_bit
1090	<i>II</i>	ST3	single_structure_32_bit	single_structure	32_bit
1091	<i>II</i>	ST3	single_structure_64_bit	single_structure	64_bit
1092	<i>II</i>	ST2	single_structure_8_bit	single_structure	8_bit
1093	<i>II</i>	ST4	single_structure_8_bit	single_structure	8_bit
1094	<i>II</i>	ST2	single_structure_16_bit	single_structure	16_bit
1095	<i>II</i>	ST4	single_structure_16_bit	single_structure	16_bit
1096	<i>II</i>	ST2	single_structure_32_bit	single_structure	32_bit

1	in_use	Opcode	Extended Name	Specific	variant
1097	//	ST2	single_structure_64_bit	single_structure	64_bit
1098	<i>II</i>	ST4	single_structure_32_bit	single_structure	32_bit
1099	<i>II</i>	ST4	single_structure_64_bit	single_structure	64_bit
1100	<i>II</i>	LD1	single_structure_8_bit	single_structure	8_bit
1101	<i>II</i>	LD3	single_structure_8_bit	single_structure	8_bit
1102	<i>II</i>	LD1	single_structure_16_bit	single_structure	16_bit
1103	<i>II</i>	LD3	single_structure_16_bit	single_structure	16_bit
1104	<i>II</i>	LD1	single_structure_32_bit	single_structure	32_bit
1105	<i>II</i>	LD1	single_structure_64_bit	single_structure	64_bit
1106	<i>II</i>	LD3	single_structure_32_bit	single_structure	32_bit
1107	//	LD3	single_structure_64_bit	single_structure	64_bit
1108	//	LD1R	No_offset		No_offset
1109	//	LD3R	No_offset		No_offset
1110	//	LD2	single_structure_8_bit	single_structure	8_bit
1111	//	LD4	single_structure_8_bit	single_structure	8_bit
1112	//	LD2	single_structure_16_bit	single_structure	16_bit
1113	//	LD4	single_structure_16_bit	single_structure	16_bit
1114	//	LD2	single_structure_32_bit	single_structure	32_bit
1115	//	LD2	single_structure_64_bit	single_structure	64_bit
1116	//	LD4	single_structure_32_bit	single_structure	32_bit
1117	//	LD4	single_structure_64_bit	single_structure	64_bit
1118	//	LD2R	No_offset		No_offset
1119	//	LD4R	No_offset		No_offset
1120		dvSIMD load/store sing	ıl —		
1121	<i>II</i>	ST1	single_structure_8_bit_register_offset	single_structure	8_bit_register
1122	<i>II</i>	ST3	single_structure_8_bit_register_offset	single_structure	8_bit_register
1123	<i>II</i>	ST1	single_structure_16_bit_register_offset	single_structure	16_bit_regist€
1124	<i>II</i>	ST3	single_structure_16_bit_register_offset	single_structure	16_bit_regist∈
1125	<i>II</i>	ST1	single_structure_32_bit_register_offset	single_structure	32_bit_regist€
1126	//	ST1	single_structure_64_bit_register_offset	single_structure	64_bit_regist€
1127	//	ST3	single_structure_32_bit_register_offset	single_structure	32_bit_regist€
1128	<i>II</i>	ST3	single_structure_64_bit_register_offset	single_structure	64_bit_regist€
1129	<i>II</i>	ST1	single_structure_8_bit_immediate_offset		8_bit_immedia
1130	<i>II</i>	ST3	single_structure_8_bit_immediate_offset	single_structure	8_bit_immedia

1	in_use	Opcode	Extended Name	Specific	variant
1131	<i>II</i>	ST1	single_structure_16_bit_immediate_offse	single_structure	16_bit_immec
1132	<i>II</i>	ST3	single_structure_16_bit_immediate_offse	single_structure	16_bit_immec
1133	<i>II</i>	ST1	single_structure_32_bit_immediate_offse	single_structure	32_bit_immec
1134	<i>II</i>	ST1	single_structure_64_bit_immediate_offse	single_structure	64_bit_immec
1135	<i>II</i>	ST3	single_structure_32_bit_immediate_offse	single_structure	32_bit_immec
1136	<i>II</i>	ST3	single_structure_64_bit_immediate_offse	single_structure	64_bit_immec
1137	<i>II</i>	ST2	single_structure_8_bit_register_offset	single_structure	8_bit_register
1138	<i>II</i>	ST4	single_structure_8_bit_register_offset	single_structure	8_bit_register
1139	<i>II</i>	ST2	single_structure_16_bit_register_offset	single_structure	16_bit_regist∈
1140	<i>II</i>	ST4	single_structure_16_bit_register_offset	single_structure	16_bit_regist€
1141	<i>II</i>	ST2	single_structure_32_bit_register_offset	single_structure	32_bit_regist€
1142	<i>II</i>	ST2	single_structure_64_bit_register_offset	single_structure	64_bit_regist€
1143	<i>II</i>	ST4	single_structure_32_bit_register_offset	single_structure	32_bit_regist€
1144	<i>II</i>	ST4	single_structure_64_bit_register_offset	single_structure	64_bit_regist€
1145	<i>II</i>	ST2	single_structure_8_bit_immediate_offset	single_structure	8_bit_immedia
1146	<i>II</i>	ST4	single_structure_8_bit_immediate_offset	single_structure	8_bit_immedia
1147	<i>II</i>	ST2	single_structure_16_bit_immediate_offse	single_structure	16_bit_immec
1148	<i>II</i>	ST4	single_structure_16_bit_immediate_offse	single_structure	16_bit_immec
1149	<i>II</i>	ST2	single_structure_32_bit_immediate_offse	single_structure	32_bit_immec
1150	<i>II</i>	ST2	single_structure_64_bit_immediate_offse	single_structure	64_bit_immec
1151	<i>II</i>	ST4	single_structure_32_bit_immediate_offse	single_structure	32_bit_immec
1152	<i>II</i>	ST4	single_structure_64_bit_immediate_offse	single_structure	64_bit_immec
1153	<i>II</i>	LD1	single_structure_8_bit_register_offset	single_structure	8_bit_register
1154	<i>II</i>	LD3	single_structure_8_bit_register_offset	single_structure	8_bit_register
1155	<i>II</i>	LD1	single_structure_16_bit_register_offset	single_structure	16_bit_regist€
1156	<i>II</i>	LD3	single_structure_16_bit_register_offset	single_structure	16_bit_regist€
1157	<i>II</i>	LD1	single_structure_32_bit_register_offset	single_structure	32_bit_regist€
1158	<i>II</i>	LD1	single_structure_64_bit_register_offset	single_structure	64_bit_regist€
1159	<i>II</i>	LD3	single_structure_32_bit_register_offset	single_structure	32_bit_regist€
1160	//	LD3	single_structure_64_bit_register_offset	single_structure	64_bit_regist€
1161	//	LD1R	Register_offset		Register_offse
1162	//	LD3R	Register_offset		Register_offse
1163	// 	LD1	single_structure_8_bit_immediate_offset		8_bit_immedia
1164	<i>II</i>	LD3	single_structure_8_bit_immediate_offset	single_structure	8_bit_immedia

1	in_use	Opcode	Extended Name	Specific	variant
1165	<i>II</i>	LD1	single_structure_16_bit_immediate_offs	e single_structure	16_bit_immec
1166	<i>II</i>	LD3	single_structure_16_bit_immediate_offs	e single_structure	16_bit_immec
1167	<i>II</i>	LD1	single_structure_32_bit_immediate_offs	e single_structure	32_bit_immec
1168	<i>II</i>	LD1	single_structure_64_bit_immediate_offs	e single_structure	64_bit_immec
1169	<i>II</i>	LD3	single_structure_32_bit_immediate_offs	e single_structure	32_bit_immec
1170	<i>II</i>	LD3	single_structure_64_bit_immediate_offs	e single_structure	64_bit_immec
1171	<i>II</i>	LD1R	Immediate_offset		Immediate_of
1172	<i>II</i>	LD3R	Immediate_offset		Immediate_of
1173	<i>II</i>	LD2	single_structure_8_bit_register_offset	single_structure	8_bit_register
1174	<i>II</i>	LD4	single_structure_8_bit_register_offset	single_structure	8_bit_register
1175	<i>II</i>	LD2	single_structure_16_bit_register_offset	single_structure	16_bit_regist∈
1176	<i>II</i>	LD4	single_structure_16_bit_register_offset	single_structure	16_bit_regist∈
1177	<i>II</i>	LD2	single_structure_32_bit_register_offset	single_structure	32_bit_regist€
1178	<i>II</i>	LD2	single_structure_64_bit_register_offset	single_structure	64_bit_regist€
1179	<i>II</i>	LD4	single_structure_32_bit_register_offset	single_structure	32_bit_regist€
1180	<i>II</i>	LD4	single_structure_64_bit_register_offset	single_structure	64_bit_regist€
1181	<i>II</i>	LD2R	Register_offset		Register_offse
1182	<i>II</i>	LD4R	Register_offset		Register_offse
1183	<i>II</i>	LD2	single_structure_8_bit_immediate_offse	t single_structure	8_bit_immedia
1184	<i>II</i>	LD4	single_structure_8_bit_immediate_offse	t single_structure	8_bit_immedia
1185	<i>II</i>	LD2	single_structure_16_bit_immediate_offs	e single_structure	16_bit_immec
1186	<i>II</i>	LD4	single_structure_16_bit_immediate_offs	e single_structure	16_bit_immec
1187	<i>II</i>	LD2	single_structure_32_bit_immediate_offs	e single_structure	32_bit_immec
1188	<i>II</i>	LD2	single_structure_64_bit_immediate_offs	e single_structure	64_bit_immec
1189	<i>II</i>	LD4	single_structure_32_bit_immediate_offs	e single_structure	32_bit_immec
1190	<i>II</i>	LD4	single_structure_64_bit_immediate_offs	e single_structure	64_bit_immec
1191	<i>II</i>	LD2R	Immediate_offset		Immediate_of
1192	//	LD4R	Immediate_offset		Immediate_of

1	in_use Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
2	UNALLOCATED					0	0											
3	BAD	invalid operation	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
4	Branch,exceptior					1	0	1										
5	Compare _ Branc	ch (imme	-	0	1	1	0	1	0	-								
6	CBZ		0	0	1	1	0	1	0	0								
7	CBNZ		0	0	1	1	0	1	0	1								
8	CBZ		1	0	1	1	0	1	0	0								
9	CBNZ		1	0	1	1	0	1	0	1								
10	Test & branch (in	nmediate	b5	0	1	1	0	1	1	-			b40					
11	TBZ		b5	0	1	1	0	1	1	0			b40					
12	TBNZ		b5	0	1	1	0	1	1	1			b40					
13	Conditional brane	ch (imme	0	1	0	1	0	1	0	-								
14	B_cond		0	1	0	1	0	1	0	0								
15	Exception genera	ition	1	1	0	1	0	1	0	0	-	-	-					
16	SVC		1	1	0	1	0	1	0	0	0	0	0					
17	HVC		1	1	0	1	0	1	0	0	0	0	0					
18	SMC		1	1	0	1	0	1	0	0	0	0	0					
19	BRK		1	1	0	1	0	1	0	0	0	0	1					
20	HLT		1	1	0	1	0	1	0	0	0	1	0					
21	DCPS1		1	1	0	1	0	1	0	0	1	0	1					
22	DCPS2		1	1	0	1	0	1	0	0	1	0	1					
23	DCPS3		1	1	0	1	0	1	0	0	1	0	1					
24	System		1	1	0	1	0	1	0	1	0	0	-	-	-		op1	
25	MSR		1	1	0	1	0	1	0	1	0	0	0	0	0		op1	
26	HINT		1	1	0	1	0	1	0	1	0	0	0	0	0	0	1	1
27	CLREX		1	1	0	1	0	1	0	1	0	0	0	0	0	0	1	1
28	DSB		1	1	0	1	0	1	0	1	0	0	0	0	0	0	1	1
29	DMB		1	1	0	1	0	1	0	1	0	0	0	0	0	0	1	1
30	ISB		1	1	0	1	0	1	0	1	0	0	0	0	0	0	1	1
31	SYS		1	1	0	1	0	1	0	1	0	0	0	0	1		op1	
32	MSR		1	1	0	1	0	1	0	1	0	0	0	1	-		op1	
33	SYSL		1	1	0	1	0	1	0	1	0	0	1	0	1		op1	
34	MRS		1	1	0	1	0	1	0	1	0	0	1	1	-		op1	
35	Unconditional bra	anch (reç	1	1	0	1	0	1	1		o					op2		
36	BR		1	1	0	1	0	1	1	0	0	0	0	1	1	1	1	1
37	BLR		1	1	0	1	0	1	1	0	0	0	1	1	1	1	1	1
38	RET		1	1	0	1	0	1	1	0	0	1	0	1	1	1	1	1
39	ERET		1	1	0	1	0	1	1	0	1	0	0	1	1	1	1	1

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20 1	9 18	17 1	16
40		DRPS		1	1	0	1	0	1	1	0	1	0	1	1	1 1	1	1
41	ı	Unconditional bran	ch (im	-	0	0	1	0	1									
42		В		0	0	0	1	0	1									
43		BL		1	0	0	1	0	1									
44	Loa	ads and stores						1		0								
45	I	Load/store exclusiv	/e	-	-	0	0	1	0	0	0	-	-	-		Rs		
46		STXRB		0	0	0	0	1	0	0	0	0	0	0		Rs		
47		STLXRB		0	0	0	0	1	0	0	0	0	0	0		Rs		
48		LDXRB		0	0	0	0	1	0	0	0	0	1	0		Rs		
49		LDAXRB		0	0	0	0	1	0	0	0	0	1	0		Rs		
50		STLRB		0	0	0	0	1	0	0	0	1	0	0		Rs		
51		LDARB		0	0	0	0	1	0	0	0	1	1	0		Rs		
52		STXRH		0	1	0	0	1	0	0	0	0	0	0		Rs		
53		STLXRH		0	1	0	0	1	0	0	0	0	0	0		Rs		
54		LDXRH		0	1	0	0	1	0	0	0	0	1	0		Rs		
55		LDAXRH		0	1	0	0	1	0	0	0	0	1	0		Rs		
56		STLRH		0	1	0	0	1	0	0	0	1	0	0		Rs		
57		LDARH		0	1	0	0	1	0	0	0	1	1	0		Rs		
58		STXR		1	0	0	0	1	0	0	0	0	0	0		Rs		
59		STLXR		1	0	0	0	1	0	0	0	0	0	0		Rs		
60		STXP		1	0	0	0	1	0	0	0	0	0	1		Rs		
61		STLXP		1	0	0	0	1	0	0	0	0	0	1		Rs		
62		LDXR		1	0	0	0	1	0	0	0	0	1	0		Rs		
63		LDAXR		1	0	0	0	1	0	0	0	0	1	0		Rs		
64		LDXP		1	0	0	0	1	0	0	0	0	1	1		Rs		
65		LDAXP		1	0	0	0	1	0	0	0	0	1	1		Rs		
66		STLR		1	0	0	0	1	0	0	0	1	0	0		Rs		
67		LDAR		1	0	0	0	1	0	0	0	1	1	0		Rs		
68		STXR		1	1	0	0	1	0	0	0	0	0	0		Rs		
69		STLXR		1	1	0	0	1	0	0	0	0	0	0		Rs		
70		STXP		1	1	0	0	1	0	0	0	0	0	1		Rs		
71		STLXP		1	1	0	0	1	0	0	0	0	0	1		Rs		
72		LDXR		1	1	0	0	1	0	0	0	0	1	0		Rs		
73		LDAXR		1	1	0	0	1	0	0	0	0	1	0		Rs		
74		LDXP		1	1	0	0	1	0	0	0	0	1	1		Rs		
75		LDAXP		1	1	0	0	1	0	0	0	0	1	1		Rs		
76		STLR		1	1	0	0	1	0	0	0	1	0	0		Rs		
77		LDAR		1	1	0	0	1	0	0	0	1	1	0		Rs		

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22 2	1 20	19 18 17 16	
78	Load	d register (literal)		-	-	0	1	1	-	0	0					
79	1	LDR		0	0	0	1	1	0	0	0					
80	1	LDR		0	0	0	1	1	1	0	0					
81	1	LDR		0	1	0	1	1	0	0	0					
82		LDR		0	1	0	1	1	1	0	0					
83		LDRSW		1	0	0	1	1	0	0	0					
84		LDR		1	0	0	1	1	1	0	0					
85		PRFM		1	1	0	1	1	0	0	0					
86		d/store no-allocate	na		· -	1	0	4	_	0	0	0	_		imm7	
		STNP	γα	0	0	1	0	1	0	0	0	0	0		imm7	
87						1		1								
88		LDNP		0	0		0	1	0	0	0	0	1		imm7	
89		STNP		0	0	1	0	1	1	0	0	0	0		imm7	
90		LDNP		0	0	1	0	1	1	0	0	0	1		imm7	
91		STNP		0	1	1	0	1	1	0	0	0	0		imm7	
92	I	LDNP		0	1	1	0	1	1	0	0	0	1		imm7	
93	;	STNP		1	0	1	0	1	0	0	0	0	0		imm7	
94	1	LDNP		1	0	1	0	1	0	0	0	0	1		imm7	
95	;	STNP		1	0	1	0	1	1	0	0	0	0		imm7	
96	1	LDNP		1	0	1	0	1	1	0	0	0	1		imm7	
97	Load	d/store register pai	· (k	-	-	1	0	1	-	0	0	1	-		imm7	
98		STP		0	0	1	0	1	0	0	0	1	0		imm7	
99		LDP		0	0	1	0	1	0	0	0	1	1		imm7	
100		STP		0	0	1	0	1	1	0	0	1	0		imm7	
101		LDP		0	0	1	0	1	1	0	0	1	1		imm7	
102		LDPSW		0	1	1	0	1	0	0	0	1	1		imm7	
103		STP		0	1	1	0	1	1	0	0	1	0		imm7	
104		LDP STP		0	1 0	1	0	1	1 0	0	0	1	1 0		imm7 imm7	
105 106		LDP		1	0	1	0	1	0	0	0	1	1		imm7	
107		STP		1	0	1	0	1	1	0	0	1	0		imm7	
108		LDP		1	0	1	0	1	1	0	0	1	1		imm7	
109		d/store register pai	· (c	-	рС	1	0	1	V	0	1	0	Ĺ		imm7	
110		STP .	•	0	0	1	0	1	0	0	1	0	0		imm7	
111	1	LDP		0	0	1	0	1	0	0	1	0	1		imm7	
112	;	STP		0	0	1	0	1	1	0	1	0	0		imm7	

1	in_use	Opcode	comments	3	1 3	30 2	29	28	27	26	25	24	23	22	21	20 19 18 1	7 16
113		LDP		C)	0	1	0	1	1	0	1	0	1		imm7	
114		LDPSW		C)	1	1	0	1	0	0	1	0	1		imm7	
115		STP		C)	1	1	0	1	1	0	1	0	0		imm7	
116		LDP		C)	1	1	0	1	1	0	1	0	1		imm7	
117		STP		1	1	0	1	0	1	0	0	1	0	0		imm7	
118		LDP		1	1	0	1	0	1	0	0	1	0	1		imm7	
119		STP		1	1	0	1	0	1	1	0	1	0	0		imm7	
120		LDP		1	1	0	1	0	1	1	0	1	0	1		imm7	
121	Lo	ad/store register pai	r (¢		opo	С	1	0	1	٧	0	1	1	L		imm7	
122		STP		C)	0	1	0	1	0	0	1	1	0		imm7	
123		LDP		C)	0	1	0	1	0	0	1	1	1		imm7	
124		STP		C)	0	1	0	1	1	0	1	1	0		imm7	
125		LDP		C)	0	1	0	1	1	0	1	1	1		imm7	
126		LDPSW		C)	1	1	0	1	0	0	1	1	1		imm7	
127		STP		C)	1	1	0	1	1	0	1	1	0		imm7	
128		LDP		C)	1	1	0	1	1	0	1	1	1		imm7	
129		STP		1	1	0	1	0	1	0	0	1	1	0		imm7	
130		LDP		1	1	0	1	0	1	0	0	1	1	1		imm7	
131		STP		1	1	0	1	0	1	1	0	1	1	0		imm7	
132		LDP		1	1	0	1	0	1	1	0	1	1	1		imm7	
133	Lo	ad/store register (un	ISC	•	siz	е	1	1	1	V	0	0	op	С	0		imm!
134		STURB		C)	0	1	1	1	0	0	0	0	0	0		imm{
135		LDURB		C)	0	1	1	1	0	0	0	0	1	0		imm{
136		LDURSB		C)	0	1	1	1	0	0	0	1	0	0		imm(
137		LDURSB		C)	0	1	1	1	0	0	0	1	1	0		imm(
138		STUR		C)	0	1	1	1	1	0	0	0	0	0		imm(
139		LDUR		C)	0	1	1	1	1	0	0	0	1	0		imm(
140		STUR		C		0	1	1	1	1	0	0	1	0	0		imm(
141		LDUR		C)	0	1	1	1	1	0	0	1	1	0		imm(
142		STURH		C		1	1	1	1	0	0	0	0	0	0		imm(
143		LDURH		C		1	1	1	1	0	0	0	0	1	0		imm(
144		LDURSH		C		1	1	1	1	0	0	0	1	0	0		imm(
145		LDURSH		C)	1	1	1	1	0	0	0	1	1	0		imm(
146		STUR		C)	1	1	1	1	1	0	0	0	0	0		imm(
147		LDUR		C		1	1	1	1	1	0	0	0	1	0		imm(
148		STUR		1		0	1	1	1	0	0	0	0	0	0		imm§
149		LDUR		1		0	1	1	1	0	0	0	0	1	0		imm(
150		LDURSW		1	1	0	1	1	1	0	0	0	1	0	0		imm{

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20 19	18 1	7 16
151		STUR		1	0	1	1	1	1	0	0	0	0	0			imm(
152		LDUR		1	0	1	1	1	1	0	0	0	1	0			imm{
153		STUR		1	1	1	1	1	0	0	0	0	0	0			imm{
154		LDUR		1	1	1	1	1	0	0	0	0	1	0			imm(
155		PRFUM		1	1	1	1	1	0	0	0	1	0	0			imm(
156		STUR		1	1	1	1	1	1	0	0	0	0	0			imm(
157		LDUR		1	1	1	1	1	1	0	0	0	1	0			imm(
158	L	oad/store register (imn	ı c	si	ze	1	1	1	٧	0	0	op	С	0			imm!
159		STRB		0	0	1	1	1	0	0	0	0	0	0			imm(
160		LDRB		0	0	1	1	1	0	0	0	0	1	0			imm(
161		LDRSB		0	0	1	1	1	0	0	0	1	0	0			imm(
162		LDRSB		0	0	1	1	1	0	0	0	1	1	0			imm{
163		STR		0	0	1	1	1	1	0	0	0	0	0			imm(
164		LDR		0	0	1	1	1	1	0	0	0	1	0			imm(
165		STR		0	0	1	1	1	1	0	0	1	0	0			imm(
166		LDR		0	0	1	1	1	1	0	0	1	1	0			imm(
167		STRH		0	1	1	1	1	0	0	0	0	0	0			imm(
168		LDRH		0	1	1	1	1	0	0	0	0	1	0			imm(
169		LDRSH		0	1	1	1	1	0	0	0	1	0	0			imm(
170		LDRSH		0	1	1	1	1	0	0	0	1	1	0			imm(
171		STR		0	1	1	1	1	1	0	0	0	0	0			imm(
172		LDR		0	1	1	1	1	1	0	0	0	1	0			imm(
173		STR		1	0	1	1	1	0	0	0	0	0	0			imm(
174		LDR		1	0	1	1	1	0	0	0	0	1	0			imm(
175		LDRSW		1	0	1	1	1	0	0	0	1	0	0			imm(
176		STR		1	0	1	1	1	1	0	0	0	0	0			imm(
177		LDR		1	0	1	1	1	1	0	0	0	1	0			imm(
178		STR		1	1	1	1	1	0	0	0	0	0	0			imm(
179		LDR		1	1	1	1	1	0	0	0	0	1	0			imm(
180		STR		1	1	1	1	1	1	0	0	0	0	0			imm(
181		LDR		1	1	1	1	1	1	0	0	0	1	0			imm(
182	L	oad/store register (unp	ri	si	ze	1	1	1	٧	0	0	op		0			imm!
183		STTRB		0	0	1	1	1	0	0	0	0	0	0			imm(
184		LDTRB		0	0	1	1	1	0	0	0	0	1	0			imm(
185		LDTRSB		0	0	1	1	1	0	0	0	1	0	0			imm
186		LDTRSB		0	0	1	1	1	0	0	0	1	1	0			imm
187		STTRH		0	1	1	1	1	0	0	0	0	0	0			imm
188		LDTRH		0	1	1	1	1	0	0	0	0	1	0			imm

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20 19 18 1	7 16
189		LDTRSH		0	1	1	1	1	0	0	0	1	0	0		imm(
190		LDTRSH		0	1	1	1	1	0	0	0	1	1	0		imm
191		STTR		1	0	1	1	1	0	0	0	0	0	0		imm
192		LDTR		1	0	1	1	1	0	0	0	0	1	0		imm
193		LDTRSW		1	0	1	1	1	0	0	0	1	0	0		imm
194		STTR		1	1	1	1	1	0	0	0	0	0	0		imm
195		LDTR		1	1	1	1	1	0	0	0	0	1	0		imm
196	Le	oad/store register (imi	n€	siz	ze	1	1	1	٧	0	0	o	ЭС	0		imm!
197		STRB		0	0	1	1	1	0	0	0	0	0	0		imm
198		LDRB		0	0	1	1	1	0	0	0	0	1	0		imm
199		LDRSB		0	0	1	1	1	0	0	0	1	0	0		imm
200		LDRSB		0	0	1	1	1	0	0	0	1	1	0		imm
201		STR		0	0	1	1	1	1	0	0	0	0	0		imm{
202		LDR		0	0	1	1	1	1	0	0	0	1	0		imm{
203		STR		0	0	1	1	1	1	0	0	1	0	0		imm{
204		LDR		0	0	1	1	1	1	0	0	1	1	0		imm
205		STRH		0	1	1	1	1	0	0	0	0	0	0		imm
206		LDRH		0	1	1	1	1	0	0	0	0	1	0		imm
207		LDRSH		0	1	1	1	1	0	0	0	1	0	0		imm
208		LDRSH		0	1	1	1	1	0	0	0	1	1	0		imm
209		STR		0	1	1	1	1	1	0	0	0	0	0		imm
210		LDR		0	1	1	1	1	1	0	0	0	1	0		imm
211		STR		1	0	1	1	1	0	0	0	0	0	0		imm
212		LDR		1	0	1	1	1	0	0	0	0	1	0		imm
213		LDRSW		1	0	1	1	1	0	0	0	1	0	0		imm
214		STR		1	0	1	1	1	1	0	0	0	0	0		imm
215		LDR		1	0	1	1	1	1	0	0	0	1	0		imm
216		STR		1	1	1	1	1	0	0	0	0	0	0		imm(
217		LDR		1	1	1	1	1	0	0	0	0	1	0		imm(
218		STR		1	1	1	1	1	1	0	0	0	0	0		imm(
219		LDR		1	1	1	1	1	1	0	0	0	1	0		imm(
220	Le	oad/store register (reg	is	siz	ze	1	1	1	٧	0	0	o	C	1	Rm	
221		STRB		0	0	1	1	1	0	0	0	0	0	1	Rm	
222		LDRB		0	0	1	1	1	0	0	0	0	1	1	Rm	
223		LDRSB		0	0	1	1	1	0	0	0	1	0	1	Rm	
224		LDRSB		0	0	1	1	1	0	0	0	1	1	1	Rm	
225		STR		0	0	1	1	1	1	0	0	0	0	1	Rm	
226		LDR		0	0	1	1	1	1	0	0	0	1	1	Rm	

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20 19	18	17	16
227		STR		0	0	1	1	1	1	0	0	1	0	1		Rm		
228		LDR		0	0	1	1	1	1	0	0	1	1	1		Rm		
229		STRH		0	1	1	1	1	0	0	0	0	0	1		Rm		
230		LDRH		0	1	1	1	1	0	0	0	0	1	1		Rm		
231		LDRSH		0	1	1	1	1	0	0	0	1	0	1		Rm		
232		LDRSH		0	1	1	1	1	0	0	0	1	1	1		Rm		
233		STR		0	1	1	1	1	1	0	0	0	0	1		Rm		
234		LDR		0	1	1	1	1	1	0	0	0	1	1		Rm		
235		STR		1	0	1	1	1	0	0	0	0	0	1		Rm		
236		LDR		1	0	1	1	1	0	0	0	0	1	1		Rm		
237		LDRSW		1	0	1	1	1	0	0	0	1	0	1		Rm		
238		STR		1	0	1	1	1	1	0	0	0	0	1		Rm		
239		LDR		1	0	1	1	1	1	0	0	0	1	1		Rm		
240		STR		1	1	1	1	1	0	0	0	0	0	1		Rm		
241		LDR		1	1	1	1	1	0	0	0	0	1	1		Rm		
242		PRFM		1	1	1	1	1	0	0	0	1	0	1		Rm		
243		STR		1	1	1	1	1	1	0	0	0	0	1		Rm		
244		LDR		1	1	1	1	1	1	0	0	0	1	1		Rm		
245	Lo	ad/store register (unsi	•	siz	ze	1	1	1	٧	0	1	o					i	imn
246		STRB		0	0	1	1	1	0	0	1	0	0				i	imn
247		LDRB		0	0	1	1	1	0	0	1	0	1				i	imn
248		LDRSB		0	0	1	1	1	0	0	1	1	0				i	imn
249		LDRSB		0	0	1	1	1	0	0	1	1	1				i	imn
250		STR		0	0	1	1	1	1	0	1	0	0				i	imn
251		LDR		0	0	1	1	1	1	0	1	0	1					imn
252		STR		0	0	1	1	1	1	0	1	1	0					imn
253		LDR		0	0	1	1	1	1	0	1	1	1					imn
254		STRH		0	1	1	1	1	0	0	1	0	0					imn
255		LDRH		0	1	1	1	1	0	0	1	0	1					imr
256		LDRSH		0	1	1	1	1	0	0	1	1	0					imn
257		LDRSH		0	1	1	1	1	0	0	1	1	1					imr
258		STR		0	1	1	1	1	1	0	1	0	0				j	imr
259		LDR		0	1	1	1	1	1	0	1	0	1					imr
260		STR		1	0	1	1	1	0	0	1	0	0				i	imn
261		LDR		1	0	1	1	1	0	0	1	0	1					imr
262		LDRSW		1	0	1	1	1	0	0	1	1	0					imn
263		STR		1	0	1	1	1	1	0	1	0	0					imn
264		LDR		1	0	1	1	1	1	0	1	0	1				i	imn

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20 1	9 18	3 17	16
265		STR		1	1	1	1	1	0	0	1	0	0					imn
266		LDR		1	1	1	1	1	0	0	1	0	1					imn
267		PRFM		1	1	1	1	1	0	0	1	1	0					imn
268		STR		1	1	1	1	1	1	0	1	0	0					imn
269		LDR		1	1	1	1	1	1	0	1	0	1					imn
270	Data	a processing - Imr	ne				1	0	0									
271	P	C-rel. addressing		ор	imr	nlo	1	0	0	0	0							
272		ADR		0	imr	nlo	1	0	0	0	0							
273		ADRP		1	imr	nlo	1	0	0	0	0							
274	Α	dd/subtract (immedia	te)	sf	ор	S	1	0	0	0	1	sh	ift					imn
275		ADD		0	0	0	1	0	0	0	1	-	-					imn
276		ADDS		0	0	1	1	0	0	0	1	-	-					imn
277		SUB		0	1	0	1	0	0	0	1	-	-					imn
278		SUBS		0	1	1	1	0	0	0	1	-	-					imn
279		ADD		1	0	0	1	0	0	0	1	-	-					imn
280		ADDS		1	0	1	1	0	0	0	1	-	-					imn
281		SUB		1	1	0	1	0	0	0	1	-	-					imn
282		SUBS		1	1	1	1	0	0	0	1	-	-					imn
283	L	ogical (immediate)		sf	op	С	1	0	0	1	0	0	N			immr		
284		AND		0	0	0	1	0	0	1	0	0	0			immr		
285		ORR		0	0	1	1	0	0	1	0	0	0			immr		
286		EOR		0	1	0	1	0	0	1	0	0	0			immr		
287		ANDS		0	1	1	1	0	0	1	0	0	0			immr		
288		AND		1	0	0	1	0	0	1	0	0	-			immr		
289		ORR		1	0	1	1	0	0	1	0	0	-			immr		
290		EOR		1	1	0	1	0	0	1	0	0	-			immr		
291		ANDS		1	1	1	1	0	0	1	0	0	-			immr		
292	M	love wide (immediate)		sf	op	С	1	0	0	1	0	1	h	W				
293		MOVN		0	0	0	1	0	0	1	0	1	-	-				
294		MOVZ		0	1	0	1	0	0	1	0	1	-	-				
295		MOVK		0	1	1	1	0	0	1	0	1	-	-				
296		MOVN		1	0	0	1	0	0	1	0	1	-	-				
297		MOVZ		1	1	0	1	0	0	1	0	1	-	-				
298		MOVK		1	1	1	1	0	0	1	0	1	-	-				
299	В	itfield		sf	op	С	1	0	0	1	1	0	N			immr		
300		SBFM		0	0	0	1	0	0	1	1	0	0			immr		
301		BFM		0	0	1	1	0	0	1	1	0	0			immr		
302		UBFM		0	1	0	1	0	0	1	1	0	0			immr		

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20 19 18 1	17 16
303		SBFM		1	0	0	1	0	0	1	1	0	1		immr	
304		BFM		1	0	1	1	0	0	1	1	0	1		immr	
305		UBFM		1	1	0	1	0	0	1	1	0	1		immr	
306	E	xtract		sf	ор	21	1	0	0	1	1	1	N	о0	Rm	
307		EXTR		0	0	0	1	0	0	1	1	1	0	0	Rm	
308		EXTR		1	0	0	1	0	0	1	1	1	1	0	Rm	
309	Data	Processing - re	egis [,]					1	0	1						
310	Lo	ogical (shifted regis	ster)	sf	op	С	0	1	0	1	0	sh	ift	Ν	Rm	
311		AND		0	0	0	0	1	0	1	0	sh	ift	0	Rm	
312		BIC		0	0	0	0	1	0	1	0	sh	ift	1	Rm	
313		ORR		0	0	1	0	1	0	1	0	sh	ift	0	Rm	
314		ORN		0	0	1	0	1	0	1	0	sh	ift	1	Rm	
315		EOR		0	1	0	0	1	0	1	0	sh	ift	0	Rm	
316		EON		0	1	0	0	1	0	1	0	sh	ift	1	Rm	
317		ANDS		0	1	1	0	1	0	1	0	sh	ift	0	Rm	
318		BICS		0	1	1	0	1	0	1	0	sh	ift	1	Rm	
319		AND		1	0	0	0	1	0	1	0	sh	ift	0	Rm	
320		BIC		1	0	0	0	1	0	1	0	sh	ift	1	Rm	
321		ORR		1	0	1	0	1	0	1	0	sh	ift	0	Rm	
322		ORN		1	0	1	0	1	0	1	0	sh	ift	1	Rm	
323		EOR		1	1	0	0	1	0	1	0	sh	ift	0	Rm	
324		EON		1	1	0	0	1	0	1	0	sh	ift	1	Rm	
325		ANDS		1	1	1	0	1	0	1	0	sh	ift	0	Rm	
326		BICS		1	1	1	0	1	0	1	0	sh		1	Rm	
327	A	dd/subtract (shifted	l regi	sf	ор	S	0	1	0	1	1	sh	ift	0	Rm	
328		ADD		0	0	0	0	1	0	1	1	-	-	0	Rm	
329		ADDS		0	0	1	0	1	0	1	1	-	-	0	Rm	
330		SUB		0	1	0	0	1	0	1	1	-	-	0	Rm	
331		SUBS		0	1	1	0	1	0	1	1	-	-	0	Rm	
332		ADD		1	0	0	0	1	0	1	1	-	-	0	Rm	
333		ADDS		1	0	1	0	1	0	1	1	-	-	0	Rm	
334		SUB		1	1	0	0	1	0	1	1	-	-	0	Rm	
335		SUBS		1	1	1	0	1	0	1	1	-	-	0	Rm	
336	A	dd/subtract (extend	led r€	sf	ор	S	0	1	0	1	1	o	ot	1	Rm	
337		ADD		0	0	0	0	1	0	1	1	0	0	1	Rm	
338		ADDS		0	0	1	0	1	0	1	1	0	0	1	Rm	
339		SUB		0	1	0	0	1	0	1	1	0	0	1	Rm	
340		SUBS		0	1	1	0	1	0	1	1	0	0	1	Rm	

1	in_use	Opcode	comments	31	30	29	9 2	3 27	26	25	24	23	22	21	20 19 18 17 16
341		ADD		1	0	0	0	1	0	1	1	0	0	1	Rm
342		ADDS		1	0	1	0	1	0	1	1	0	0	1	Rm
343		SUB		1	1	0	0	1	0	1	1	0	0	1	Rm
344		SUBS		1	1	1	0	1	0	1	1	0	0	1	Rm
345		Add/subtract (with o	carry)	sf	0	S	1	1	0	1	0	0	0	0	Rm
346		ADC		0	0	0) 1	1	0	1	0	0	0	0	Rm
347		ADCS		0	0	1	1	1	0	1	0	0	0	0	Rm
348		SBC		0	1	0) 1	1	0	1	0	0	0	0	Rm
349		SBCS		0	1	1	1	1	0	1	0	0	0	0	Rm
350		ADC		1	0	0) 1	1	0	1	0	0	0	0	Rm
351		ADCS		1	0	1	1	1	0	1	0	0	0	0	Rm
352		SBC		1	1	0) 1	1	0	1	0	0	0	0	Rm
353		SBCS		1	1	1	1	1	0	1	0	0	0	0	Rm
354		Conditional compar	e (reg	sf	0	S	1	1	0	1	0	0	1	0	imm5
355		CCMN		0	0	1	1	1	0	1	0	0	1	0	imm5
356		CCMN		1	0	1	1	1	0	1	0	0	1	0	imm5
357		CCMP		0	1	1	1	1	0	1	0	0	1	0	imm5
358		CCMP		1	1	1	1	1	0	1	0	0	1	0	imm5
359		Conditional compar	e (imr	sf	0	S	1	1	0	1	0	0	1	0	imm5
360		CCMN		0	0	1	1	1	0	1	0	0	1	0	imm5
361		CCMN		1	0	1	1	1	0	1	0	0	1	0	imm5
362		CCMP		0	1	1	1	1	0	1	0	0	1	0	imm5
363		CCMP		1	1	1	1	1	0	1	0	0	1	0	imm5
364		Conditional select		sf	0	S	1	1	0	1	0	1	0	0	Rm
365		CSEL		0	0	0) 1	1	0	1	0	1	0	0	Rm
366		CSINC		0	0	0) 1	1	0	1	0	1	0	0	Rm
367		CSINV		0	1	0) 1	1	0	1	0	1	0	0	Rm
368		CSNEG		0	1	0) 1	1	0	1	0	1	0	0	Rm
369		CSEL		1	0	0) 1	1	0	1	0	1	0	0	Rm
370		CSINC		1	0	0) 1	1	0	1	0	1	0	0	Rm
371		CSINV		1	1	0) 1	1	0	1	0	1	0	0	Rm
372		CSNEG		1	1	0) 1	1	0	1	0	1	0	0	Rm
373		Data-processing (3	sourc	sf	0	p54	! 1	1	0	1	1	(op3′	1	Rm
374		MADD		0	0	•		1	0	1	1	0	0	0	Rm
375		MADD		1	0	0) 1	1	0	1	1	0	0	0	Rm
376		SMADDL		1	0	0) 1	1	0	1	1	0	0	1	Rm
377		UMADDL		1	0	0) 1	1	0	1	1	1	0	1	Rm
		MSUB		0	0	0) 1	1	0	1	1	0	0	0	Rm

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19 ·	18	17	16
379		MSUB		1	0	0	1	1	0	1	1	0	0	0		F	Rm		
380		SMSUBL		1	0	0	1	1	0	1	1	0	0	1		F	Rm		
381		UMSUBL		1	0	0	1	1	0	1	1	1	0	1		F	Rm		
382		SMULH		1	0	0	1	1	0	1	1	0	1	0		F	Rm		
383		UMULH		1	0	0	1	1	0	1	1	1	1	0		F	Rm		
384	Da	ata-processing (2 so	urc	sf	0	S	1	1	0	1	0	1	1	0		F	Rm		
385		CRC32X		1	0	0	1	1	0	1	0	1	1	0		F	Rm		
386		CRC32CX		1	0	0	1	1	0	1	0	1	1	0		F	Rm		
387		CRC32B		0	0	0	1	1	0	1	0	1	1	0		F	Rm		
388		CRC32CB		0	0	0	1	1	0	1	0	1	1	0		F	Rm		
389		CRC32H		0	0	0	1	1	0	1	0	1	1	0		F	Rm		
390		CRC32CH		0	0	0	1	1	0	1	0	1	1	0		F	Rm		
391		CRC32W		0	0	0	1	1	0	1	0	1	1	0		F	Rm		
392		CRC32CW		0	0	0	1	1	0	1	0	1	1	0		F	Rm		
393		UDIV		0	0	0	1	1	0	1	0	1	1	0		F	Rm		
394		UDIV		1	0	0	1	1	0	1	0	1	1	0		F	Rm		
395		SDIV		0	0	0	1	1	0	1	0	1	1	0		F	Rm		
396		SDIV		1	0	0	1	1	0	1	0	1	1	0		F	Rm		
397		LSLV		0	0	0	1	1	0	1	0	1	1	0		F	Rm		
398		LSLV		1	0	0	1	1	0	1	0	1	1	0		F	Rm		
399		LSRV		0	0	0	1	1	0	1	0	1	1	0		F	Rm		
400		LSRV		1	0	0	1	1	0	1	0	1	1	0		F	Rm		
401		ASRV		0	0	0	1	1	0	1	0	1	1	0		F	Rm		
402		ASRV		1	0	0	1	1	0	1	0	1	1	0		F	Rm		
403		RORV		0	0	0	1	1	0	1	0	1	1	0			Rm		
404		RORV		1	0	0	1	1	0	1	0	1	1	0		F	Rm		
405	Da	ata-processing (1 so	urc	sf	1	S	1	1	0	1	0	1	1	0		opo	code	e2	
406		RBIT		0	1	0	1	1	0	1	0	1	1	0	0	0	0	0	0
407		RBIT		1	1	0	1	1	0	1	0	1	1	0	0	0	0	0	0
408		CLZ		0	1	0	1	1	0	1	0	1	1	0	0	0	0	0	0
409		CLZ		1	1	0	1	1	0	1	0	1	1	0	0	0	0	0	0
410		CLS		0	1	0	1	1	0	1	0	1	1	0	0	0	0	0	0
411		CLS		1	1	0	1	1	0	1	0	1	1	0	0	0	0	0	0
412		REV		0	1	0	1	1	0	1	0	1	1	0	0	0	0	0	0
413		REV		1	1	0	1	1	0	1	0	1	1	0	0	0	0	0	0
414		REV16		1	1	0	1	1	0	1	0	1	1	0	0	0	0	0	0
415		REV16		0	1	0	1	1	0	1	0	1	1	0	0	0	0	0	0
416		REV32		1	1	0	1	1	0	1	0	1	1	0	0	0	0	0	0

1	in_us		31	1 3	30 2	29 2	28	27		25	24	23	22	21	20	19	18	17	16
417		Data Processing – SIMD	_	_		_		1	1	1									
418		Floating-point<->fixed-po	sf			S	1	1	1	1	0	-	pe		rmo			ococ	
419	<i> </i>	SCVTF	0		-	0	1	1	1	1	0	0	0	0	0	0	0	1	0
420	// ··	UCVTF	0		_	0	1	1	1	1	0	0	0	0	0	0	0	1	1
421	<i>II</i>	FCVTZS	0		•	0	1	1	1	1	0	1	1	0	1	1	0	0	0
422	// ··	FCVTZU	0		_	0	1	1	1	1	0	1	1	0	1	1	0	0	1
423	<i> </i>	SCVTF	0		0	0	1	1	1	1	0	0	0	0	0	0	0	1	0
424	//	UCVTF	0		0	0	1	1	1	1	0	0	0	0	0	0	0	1	1
425	<i>II</i>	FCVTZS	0		0	0	1	1	1	1	0	1	1	0	1	1	0	0	0
426	<i>II</i>	FCVTZU	0		0	0	1	1	1	1	0	1	1	0	1	1	0	0	1
427	<i>II</i>	SCVTF	1		0	0	1	1	1	1	0	0	0	0	0	0	0	1	0
428	<i>II</i>	UCVTF	1		0	0	1	1	1	1	0	0	0	0	0	0	0	1	1
429	<i>II</i>	FCVTZS	1		0	0	1	1	1	1	0	1	1	0	1	1	0	0	0
430	<i>II</i>	FCVTZU	1		0	0	1	1	1	1	0	1	1	0	1	1	0	0	1
431	<i>II</i>	SCVTF	1		0	0	1	1	1	1	0	0	0	0	0	0	0	1	0
432	<i>II</i>	UCVTF	1		0	0	1	1	1	1	0	0	0	0	0	0	0	1	1
433	<i>II</i>	FCVTZS	1		0	0	1	1	1	1	0	1	1	0	1	1	0	0	0
434	<i>II</i>	FCVTZU	1		0	0	1	1	1	1	0	1	1	0	1	1	0	0	1
435	<i>II</i>	Floating-point conditional	М	ı	0	S	1	1	1	1	0	ty	ре	1			Rm		
436	<i>II</i>	FCCMP	0		0	0	1	1	1	1	0	0	0	1			Rm		
437	<i>II</i>	FCCMPE	0		0	0	1	1	1	1	0	0	0	1			Rm		
438	//	FCCMP	0		0	0	1	1	1	1	0	0	1	1			Rm		
439	<i>II</i>	FCCMPE	0		0	0	1	1	1	1	0	0	1	1			Rm		
440	//	Floating-point data-proce	М	ı	0	S	1	1	1	1	0	ty	ре	1			Rm		
441	//	FMUL .	0		0	0	1	1	1	1	0	0	0	1			Rm		
442	//	FDIV	0		0	0	1	1	1	1	0	0	0	1			Rm		
443	//	FADD	0			0	1	1	1	1	0	0	0	1			Rm		
444	<i>II</i>	FSUB	0		0	0	1	1	1	1	0	0	0	1			Rm		
445	<i>II</i>	FMAX	0			0	1	1	1	1	0	0	0	1			Rm		
446	<i>II</i>	FMIN	0			0	1	1	1	1	0	0	0	1			Rm		
447	//	FMAXNM	0			0	1	1	1	1	0	0	0	1			Rm		
448	//	FMINNM	0			0	1	1	1	1	0	0	0	1			Rm		
449	//	FNMUL	0			0	1	1	1	1	0	0	0	1			Rm		
			U		_	_					_	_	_						

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
451	<i>II</i>	FDIV		0	0	0	1	1	1	1	0	0	1	1			Rm		
452	<i>II</i>	FADD		0	0	0	1	1	1	1	0	0	1	1			Rm		
453	<i>II</i>	FSUB		0	0	0	1	1	1	1	0	0	1	1			Rm		
454	<i>II</i>	FMAX		0	0	0	1	1	1	1	0	0	1	1			Rm		
455	<i>II</i>	FMIN		0	0	0	1	1	1	1	0	0	1	1			Rm		
456	<i>II</i>	FMAXNM		0	0	0	1	1	1	1	0	0	1	1			Rm		
457	<i>II</i>	FMINNM		0	0	0	1	1	1	1	0	0	1	1			Rm		
458	<i>II</i>	FNMUL		0	0	0	1	1	1	1	0	0	1	1			Rm		
459	<i>II</i>	Floating-point condition	a	M	0	S	1	1	1	1	0	ty	ре	1			Rm		
460	<i>II</i>	FCSEL		0	0	0	1	1	1	1	0	0	0	1			Rm		
461	<i>II</i>	FCSEL		0	0	0	1	1	1	1	0	0	1	1			Rm		
462	<i>II</i>	Floating-point immediat	e	M	0	S	1	1	1	1	0	ty	ре	1				imr	m8
463	<i>II</i>	FMOV		0	0	0	1	1	1	1	0	0	0	1				imr	n8
464	<i>II</i>	FMOV		0	0	0	1	1	1	1	0	0	1	1				imr	n8
465	<i>II</i>	Floating-point compare		M	0	S	1	1	1	1	0	ty	ре	1			Rm		
466	<i>II</i>	FCMP		0	0	0	1	1	1	1	0	0	0	1			Rm		
467	<i>II</i>	FCMP		0	0	0	1	1	1	1	0	0	0	1			Rm		
468	<i>II</i>	FCMPE		0	0	0	1	1	1	1	0	0	0	1			Rm		
469	<i>II</i>	FCMPE		0	0	0	1	1	1	1	0	0	0	1			Rm		
470	<i>II</i>	FCMP		0	0	0	1	1	1	1	0	0	1	1			Rm		
471	<i>II</i>	FCMP		0	0	0	1	1	1	1	0	0	1	1			Rm		
472	<i>II</i>	FCMPE		0	0	0	1	1	1	1	0	0	1	1			Rm		
473	<i>II</i>	FCMPE		0	0	0	1	1	1	1	0	0	1	1			Rm		
474	<i>II</i>	Floating-point data-proc	ee	M	0	S	1	1	1	1	0	ty	pe	1			opc	ode	
475	<i>II</i>	FMOV		0	0	0	1	1	1	1	0	0	0	1	0	0	0	0	0
476	<i>II</i>	FABS		0	0	0	1	1	1	1	0	0	0	1	0	0	0	0	0
477	<i>II</i>	FNEG		0	0	0	1	1	1	1	0	0	0	1	0	0	0	0	1
478	<i>II</i>	FSQRT		0	0	0	1	1	1	1	0	0	0	1	0	0	0	0	1
479	<i>II</i>	FCVT		0	0	0	1	1	1	1	0	0	0	1	0	0	0	1	0
480	<i>II</i>	FCVT		0	0	0	1	1	1	1	0	0	0	1	0	0	0	1	1
481	<i>II</i>	FRINTN		0	0	0	1	1	1	1	0	0	0	1	0	0	1	0	0
482	<i>II</i>	FRINTP		0	0	0	1	1	1	1	0	0	0	1	0	0	1	0	0
483	<i>II</i>	FRINTM		0	0	0	1	1	1	1	0	0	0	1	0	0	1	0	1
484	<i>II</i>	FRINTZ		0	0	0	1	1	1	1	0	0	0	1	0	0	1	0	1

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
485	II	FRINTA		0	0	0	1	1	1	1	0	0	0	1	0	0	1	1	0
486	<i>II</i>	FRINTX		0	0	0	1	1	1	1	0	0	0	1	0	0	1	1	1
487	<i>II</i>	FRINTI		0	0	0	1	1	1	1	0	0	0	1	0	0	1	1	1
488	<i>II</i>	FMOV		0	0	0	1	1	1	1	0	0	1	1	0	0	0	0	0
489	<i>II</i>	FABS		0	0	0	1	1	1	1	0	0	1	1	0	0	0	0	0
490	<i>II</i>	FNEG		0	0	0	1	1	1	1	0	0	1	1	0	0	0	0	1
491	<i>II</i>	FSQRT		0	0	0	1	1	1	1	0	0	1	1	0	0	0	0	1
492	<i>II</i>	FCVT		0	0	0	1	1	1	1	0	0	1	1	0	0	0	1	0
493	<i>II</i>	FCVT		0	0	0	1	1	1	1	0	0	1	1	0	0	0	1	1
494	<i>II</i>	FRINTN		0	0	0	1	1	1	1	0	0	1	1	0	0	1	0	0
495	<i>II</i>	FRINTP		0	0	0	1	1	1	1	0	0	1	1	0	0	1	0	0
496	<i>II</i>	FRINTM		0	0	0	1	1	1	1	0	0	1	1	0	0	1	0	1
497	<i>II</i>	FRINTZ		0	0	0	1	1	1	1	0	0	1	1	0	0	1	0	1
498	<i>II</i>	FRINTA		0	0	0	1	1	1	1	0	0	1	1	0	0	1	1	0
499	<i>II</i>	FRINTX		0	0	0	1	1	1	1	0	0	1	1	0	0	1	1	1
500	<i>II</i>	FRINTI		0	0	0	1	1	1	1	0	0	1	1	0	0	1	1	1
501	<i>II</i>	FCVT		0	0	0	1	1	1	1	0	1	1	1	0	0	0	1	0
500	<i>II</i>	FCVT		0	0	0	1	1	1	1	0	1	1	1	0	0	0	1	0
502																			
502 503	 	Floating-point<->intege	rc	sf	0	S	1	1	1	1	0	ty	ре	1	rme	ode	op	cod	е
			rc		0 0	S 0	1 1	1 1	1 1	1 1	0 0	ty 0	ре 0	1 1	rm 0	ode 0	op	cod 0	e 0
503	<i>II</i>	Floating-point<->intege	rc	sf	-	_	1 1 1	1 1 1	1 1 1	1 1 1		_					-		
503 504	 	Floating-point<->intege FCVTNS	rc	sf 0	0	0	1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	0	0	0		0	0	0	0	0
503 504 505	 	Floating-point<->intege FCVTNS FCVTNU	rc	sf 0 0	0	0	1 1 1 1 1	1 1 1 1 1	1 1 1 1 1	1 1 1 1	0 0	0	0		0 0	0 0	0	0 0	0 1
503 504 505 506	 	Floating-point<->intege FCVTNS FCVTNU SCVTF	rc	sf 0 0 0	0 0 0	0 0 0	1 1 1 1 1 1	1 1 1 1 1 1	1 1 1 1 1 1	1 1 1 1 1 1	0 0 0	0 0 0	0 0 0		0 0 0	0 0 0	0 0	0 0 1	0 1 0
503 504 505 506 507	 	Floating-point<->intege FCVTNS FCVTNU SCVTF UCVTF	rc	sf 0 0 0 0	0 0 0 0	0 0 0 0	1 1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 1 1 1	1 1 1 1 1 1 1	0 0 0 0	0 0 0 0	0 0 0 0		0 0 0 0	0 0 0 0	0 0 0 0	0 0 1 1	0 1 0 1
503 504 505 506 507 508	 	Floating-point<->intege FCVTNS FCVTNU SCVTF UCVTF FCVTAS	r(sf 0 0 0 0 0	0 0 0 0	0 0 0 0	1 1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 1 1 1 1	0 0 0 0	0 0 0 0	0 0 0 0		0 0 0 0	0 0 0 0	0 0 0 0 0	0 0 1 1	0 1 0 1 0
503 504 505 506 507 508 509	 	Floating-point<->intege FCVTNS FCVTNU SCVTF UCVTF FCVTAS FCVTAU	rc	sf 0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0		0 0 0 0 0	0 0 0 0 0	0 0 0 0 1 1	0 0 1 1 0	0 1 0 1 0
503 504 505 506 507 508 509 510	 	Floating-point<->intege FCVTNS FCVTNU SCVTF UCVTF FCVTAS FCVTAU FMOV	rc	sf 0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0	1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1	0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0		0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 1 1	0 0 1 1 0 0	0 1 0 1 0 1
503 504 505 506 507 508 509 510 511	 	Floating-point<->intege FCVTNS FCVTNU SCVTF UCVTF FCVTAS FCVTAU FMOV FMOV	r(sf 0 0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0	1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1	0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0		0 0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0
503 504 505 506 507 508 509 510 511 512	 	Floating-point<->intege FCVTNS FCVTNU SCVTF UCVTF FCVTAS FCVTAU FMOV FMOV FCVTPS	rc	sf 0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0	1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0		0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1
503 504 505 506 507 508 509 510 511 512 513	 	Floating-point<->intege FCVTNS FCVTNU SCVTF UCVTF FCVTAS FCVTAU FMOV FMOV FCVTPS FCVTPU	r(sf 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0		0 0 0 0 0 0 0	0 0 0 0 0 0 0 1 1	0 0 0 0 1 1 1 1 0	0 0 1 1 0 0 1 1 0 0	0 1 0 1 0 1 0 1 0
503 504 505 506 507 508 509 510 511 512 513	 	Floating-point<->integer FCVTNS FCVTNU SCVTF UCVTF FCVTAS FCVTAU FMOV FMOV FCVTPS FCVTPU FCVTMS FCVTMU FCVTMS FCVTMU FCVTZS	r(sf 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0		0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 1 1	0 0 0 0 1 1 1 1 0 0	0 0 1 1 0 0 1 1 0 0	0 1 0 1 0 1 0 1 0 1
503 504 505 506 507 508 509 510 511 512 513 514 515	 	Floating-point<->intege FCVTNS FCVTNU SCVTF UCVTF FCVTAS FCVTAU FMOV FMOV FCVTPS FCVTPU FCVTMS FCVTMU	rc	sf 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0		0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 1 1 0 0	0 0 0 0 1 1 1 1 0 0	0 0 1 1 0 0 1 1 0 0 0	0 1 0 1 0 1 0 1 0 1

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
519	<i>II</i>	FCVTNU		0	0	0	1	1	1	1	0	0	1	1	0	0	0	0	1
520	<i>II</i>	SCVTF		0	0	0	1	1	1	1	0	0	1	1	0	0	0	1	0
521	<i>II</i>	UCVTF		0	0	0	1	1	1	1	0	0	1	1	0	0	0	1	1
522	<i>II</i>	FCVTAS		0	0	0	1	1	1	1	0	0	1	1	0	0	1	0	0
523	<i>II</i>	FCVTAU		0	0	0	1	1	1	1	0	0	1	1	0	0	1	0	1
524	<i>II</i>	FCVTPS		0	0	0	1	1	1	1	0	0	1	1	0	1	0	0	0
525	<i>II</i>	FCVTPU		0	0	0	1	1	1	1	0	0	1	1	0	1	0	0	1
526	<i>II</i>	FCVTMS		0	0	0	1	1	1	1	0	0	1	1	1	0	0	0	0
527	<i>II</i>	FCVTMU		0	0	0	1	1	1	1	0	0	1	1	1	0	0	0	1
528	<i>II</i>	FCVTZS		0	0	0	1	1	1	1	0	0	1	1	1	1	0	0	0
529	<i>II</i>	FCVTZU		0	0	0	1	1	1	1	0	0	1	1	1	1	0	0	1
530	<i>II</i>	FCVTNS		1	0	0	1	1	1	1	0	0	0	1	0	0	0	0	0
531	<i>II</i>	FCVTNU		1	0	0	1	1	1	1	0	0	0	1	0	0	0	0	1
532	<i>II</i>	SCVTF		1	0	0	1	1	1	1	0	0	0	1	0	0	0	1	0
533	<i>II</i>	UCVTF		1	0	0	1	1	1	1	0	0	0	1	0	0	0	1	1
534	<i>II</i>	FCVTAS		1	0	0	1	1	1	1	0	0	0	1	0	0	1	0	0
535	<i>II</i>	FCVTAU		1	0	0	1	1	1	1	0	0	0	1	0	0	1	0	1
536	<i>II</i>	FCVTPS		1	0	0	1	1	1	1	0	0	0	1	0	1	0	0	0
537	<i>II</i>	FCVTPU		1	0	0	1	1	1	1	0	0	0	1	0	1	0	0	1
538	<i>II</i>	FCVTMS		1	0	0	1	1	1	1	0	0	0	1	1	0	0	0	0
539	<i>II</i>	FCVTMU		1	0	0	1	1	1	1	0	0	0	1	1	0	0	0	1
540	<i>II</i>	FCVTZS		1	0	0	1	1	1	1	0	0	0	1	1	1	0	0	0
541	<i>II</i>	FCVTZU		1	0	0	1	1	1	1	0	0	0	1	1	1	0	0	1
542	<i>II</i>	FCVTNS		1	0	0	1	1	1	1	0	0	0	1	0	0	0	0	0
543	<i>II</i>	FCVTNU		1	0	0	1	1	1	1	0	0	0	1	0	0	0	0	1
544	<i>II</i>	SCVTF		1	0	0	1	1	1	1	0	0	1	1	0	0	0	1	0
545	<i>II</i>	UCVTF		1	0	0	1	1	1	1	0	0	1	1	0	0	0	1	1
546	<i>II</i>	FCVTAS		1	0	0	1	1	1	1	0	0	1	1	0	0	1	0	0
547	<i>II</i>	FCVTAU		1	0	0	1	1	1	1	0	0	1	1	0	0	1	0	1
548	<i>II</i>	FMOV		1	0	0	1	1	1	1	0	0	1	1	0	0	1	1	0
549	<i>II</i>	FMOV		1	0	0	1	1	1	1	0	0	1	1	0	0	1	1	1
550	<i>II</i>	FCVTPS		1	0	0	1	1	1	1	0	0	1	1	0	1	0	0	0
551	<i>II</i>	FCVTPU		1	0	0	1	1	1	1	0	0	1	1	0	1	0	0	1
552	<i>II</i>	FCVTMS		1	0	0	1	1	1	1	0	0	1	1	1	0	0	0	0

553		Opcode	comments	31	30	29	28	21	20	25	2 4	23	22	21	20	19	18	1/	16
	<i> </i>	FCVTMU		1	0	0	1	1	1	1	0	0	1	1	1	0	0	0	1
554	<i>II</i>	FCVTZS		1	0	0	1	1	1	1	0	0	1	1	1	1	0	0	0
555	<i>II</i>	FCVTZU		1	0	0	1	1	1	1	0	0	1	1	1	1	0	0	1
556	<i>II</i>	FMOV		1	0	0	1	1	1	1	0	1	0	1	0	1	1	1	0
557	<i>II</i>	FMOV		1	0	0	1	1	1	1	0	1	0	1	0	1	1	1	1
558	<i>II</i>	Floating-point data-	proce	M	0	S	1	1	1	1	1	ty	ре	о1			Rm		
559	<i>II</i>	FMADD		0	0	0	1	1	1	1	1	0	0	0			Rm		
560	<i>II</i>	FMSUB		0	0	0	1	1	1	1	1	0	0	0			Rm		
561	<i>II</i>	FNMADD		0	0	0	1	1	1	1	1	0	0	1			Rm		
562	<i>II</i>	FNMSUB		0	0	0	1	1	1	1	1	0	0	1			Rm		
563	<i>II</i>	FMADD		0	0	0	1	1	1	1	1	0	1	0			Rm		
564	<i>II</i>	FMSUB		0	0	0	1	1	1	1	1	0	1	0			Rm		
565	<i>II</i>	FNMADD		0	0	0	1	1	1	1	1	0	1	1			Rm		
566	<i>II</i>	FNMSUB		0	0	0	1	1	1	1	1	0	1	1			Rm		
567	<i>II</i>	AdvSIMD scalar thr	ee san	0	1	U	1	1	1	1	0	si	ze	1			Rm		
568	<i>II</i>	SQADD		0	1	0	1	1	1	1	0	-	-	1			Rm		
569	<i>II</i>	SQSUB		0	1	0	1	1	1	1	0	-	-	1			Rm		
570	<i>II</i>	CMGT		0	1	0	1	1	1	1	0	-	-	1			Rm		
571	<i>II</i>	CMGE		0	1	0	1	1	1	1	0	-	-	1			Rm		
572	<i>II</i>	SSHL		0	1	0	1	1	1	1	0	-	-	1			Rm		
573	<i>II</i>	SQSHL		0	1	0	1	1	1	1	0	-	-	1			Rm		
574	<i>II</i>	SRSHL		0	1	0	1	1	1	1	0	-	-	1			Rm		
575	<i>II</i>	SQRSHL		0	1	0	1	1	1	1	0	-	-	1			Rm		
576	<i>II</i>	ADD		0	1	0	1	1	1	1	0	-	-	1			Rm		
577	<i>II</i>	CMTST		0	1	0	1	1	1	1	0	-	-	1			Rm		
578	<i>II</i>	SQDMULH		0	1	0	1	1	1	1	0	-	-	1			Rm		
579	<i>II</i>	FMULX		0	1	0	1	1	1	1	0	0	Х	1			Rm		
580	<i>II</i>	FCMEQ		0	1	0	1	1	1	1	0	0	Х	1			Rm		
581	<i>II</i>	FRECPS		0	1	0	1	1	1	1	0	0	Х	1			Rm		
582	<i>II</i>	FRSQRTS		0	1	0	1	1	1	1	0	1	х	1			Rm		
583	<i>II</i>	UQADD		0	1	1	1	1	1	1	0	-	-	1			Rm		
584	<i>II</i>	UQSUB		0	1	1	1	1	1	1	0	-	-	1			Rm		
585	<i>II</i>	CMHI		0	1	1	1	1	1	1	0	-	-	1			Rm		
586	<i>II</i>	CMHS		0	1	1	1	1	1	1	0	-	-	1			Rm		

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
587	<i>II</i>	USHL		0	1	1	1	1	1	1	0	-	-	1			Rm		
588	<i>II</i>	UQSHL		0	1	1	1	1	1	1	0	-	-	1			Rm		
589	<i>II</i>	URSHL		0	1	1	1	1	1	1	0	-	-	1			Rm		
590	<i>II</i>	UQRSHL		0	1	1	1	1	1	1	0	-	-	1			Rm		
591	<i>II</i>	SUB		0	1	1	1	1	1	1	0	-	-	1			Rm		
592	<i>II</i>	CMEQ		0	1	1	1	1	1	1	0	-	-	1			Rm		
593	<i>II</i>	SQRDMULH		0	1	1	1	1	1	1	0	-	-	1			Rm		
594	<i>II</i>	FCMGE		0	1	1	1	1	1	1	0	0	Х	1			Rm		
595	<i>II</i>	FACGE		0	1	1	1	1	1	1	0	0	Х	1			Rm		
596	<i>II</i>	FABD		0	1	1	1	1	1	1	0	1	Х	1			Rm		
597	<i>II</i>	FCMGT		0	1	1	1	1	1	1	0	1	Х	1			Rm		
598	<i>II</i>	FACGT		0	1	1	1	1	1	1	0	1	Х	1			Rm		
599	<i>II</i>	AdvSIMD scalar three diff	f	0	1	U	1	1	1	1	0	siz	ze	1			Rm		
600	<i>II</i>	SQDMLAL	writes to low half of the dest. register	0	1	0	1	1	1	1	0	siz	<u>ze</u>	1			Rm		
601	<i>II</i>	SQDMLAL2	writes to high half of the dest. registe	0	1	0	1	1	1	1	0	siz	<u>ze</u>	1			Rm		
602	<i>II</i>	SQDMLSL	writes to low half of the dest. register	0	1	0	1	1	1	1	0	siz	<u>ze</u>	1			Rm		
603	<i>II</i>	SQDMLSL2	writes to high half of the dest. registe	0	1	0	1	1	1	1	0	siz	<u>ze</u>	1			Rm		
604	<i>II</i>	SQDMULL	writes to low half of the dest. register	0	1	0	1	1	1	1	0	siz	<u>e</u>	1			Rm		
605	<i>II</i>	SQDMULL2	writes to high half of the dest. registe	0	1	0	1	1	1	1	0	siz	<u>e</u>	1			Rm		
606	<i>II</i>	AdvSIMD scalar two-reg	r	0	1	U	1	1	1	1	0	siz	ze	1	0	0	0	0	
607	<i>II</i>	SUQADD		0	1	0	1	1	1	1	0	-	-	1	0	0	0	0	0
608	<i>II</i>	SQABS		0	1	0	1	1	1	1	0	-	-	1	0	0	0	0	0
609	<i>II</i>	CMGT		0	1	0	1	1	1	1	0	-	-	1	0	0	0	0	0
610	<i>II</i>	CMEQ		0	1	0	1	1	1	1	0	-	-	1	0	0	0	0	0
611	<i>II</i>	CMLT		0	1	0	1	1	1	1	0	-	-	1	0	0	0	0	0
612	<i>II</i>	ABS		0	1	0	1	1	1	1	0	-	-	1	0	0	0	0	0
613	<i>II</i>	SQXTN	writes to low half of the dest. register	0	1	0	1	1	1	1	0	-	-	1	0	0	0	0	1
614	<i>II</i>	SQXTN2	writes to high half of the dest. registe	0	1	0	1	1	1	1	0	-	-	1	0	0	0	0	1
615	<i>II</i>	FCVTNS		0	1	0	1	1	1	1	0	0	Х	1	0	0	0	0	1
616	<i>II</i>	FCVTMS		0	1	0	1	1	1	1	0	0	Х	1	0	0	0	0	1
617	<i>II</i>	FCVTAS		0	1	0	1	1	1	1	0	0	Х	1	0	0	0	0	1
618	<i>II</i>	SCVTF		0	1	0	1	1	1	1	0	0	х	1	0	0	0	0	1
619	<i>II</i>	FCMGT		0	1	0	1	1	1	1	0	1	Х	1	0	0	0	0	0
620	<i>II</i>	FCMEQ		0	1	0	1	1	1	1	0	1	X	1	0	0	0	0	0

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
621	<i>II</i>	FCMLT		0	1	0	1	1	1	1	0	1	Х	1	0	0	0	0	0
622	<i>II</i>	FCVTPS		0	1	0	1	1	1	1	0	1	Х	1	0	0	0	0	1
623	<i>II</i>	FCVTZS		0	1	0	1	1	1	1	0	1	Х	1	0	0	0	0	1
624	<i>II</i>	FRECPE		0	1	0	1	1	1	1	0	1	Х	1	0	0	0	0	1
625	<i>II</i>	FRECPX		0	1	0	1	1	1	1	0	1	Х	1	0	0	0	0	1
626	<i>II</i>	USQADD		0	1	1	1	1	1	1	0	-	-	1	0	0	0	0	0
627	<i>II</i>	SQNEG		0	1	1	1	1	1	1	0	-	-	1	0	0	0	0	0
628	<i>II</i>	CMGE		0	1	1	1	1	1	1	0	-	-	1	0	0	0	0	0
629	<i>II</i>	CMLE		0	1	1	1	1	1	1	0	-	-	1	0	0	0	0	0
630	<i>II</i>	NEG		0	1	1	1	1	1	1	0	-	-	1	0	0	0	0	0
631	<i>II</i>	SQXTUN	writes to low half of the dest. register	0	1	1	1	1	1	1	0	-	-	1	0	0	0	0	1
632	<i>II</i>	SQXTUN2	writes to high half of the dest. registe	0	1	1	1	1	1	1	0	-	-	1	0	0	0	0	1
633	<i>II</i>	UQXTN	writes to low half of the dest. register	0	1	1	1	1	1	1	0	-	-	1	0	0	0	0	1
634	<i>II</i>	UQXTN2	writes to high half of the dest. registe	0	1	1	1	1	1	1	0	-	-	1	0	0	0	0	1
635	<i>II</i>	FCVTXN	writes to low half of the dest. register	0	1	1	1	1	1	1	0	0	Х	1	0	0	0	0	1
636	<i>II</i>	FCVTXN2	writes to high half of the dest. registe	0	1	1	1	1	1	1	0	0	Х	1	0	0	0	0	1
637	<i>II</i>	FCVTNU		0	1	1	1	1	1	1	0	0	Х	1	0	0	0	0	1
638	<i>II</i>	FCVTMU		0	1	1	1	1	1	1	0	0	Х	1	0	0	0	0	1
639	<i>II</i>	FCVTAU		0	1	1	1	1	1	1	0	0	Х	1	0	0	0	0	1
640	<i>II</i>	UCVTF		0	1	1	1	1	1	1	0	0	Х	1	0	0	0	0	1
641	<i>II</i>	FCMGE		0	1	1	1	1	1	1	0	1	Х	1	0	0	0	0	0
642	<i>II</i>	FCMLE		0	1	1	1	1	1	1	0	1	Х	1	0	0	0	0	0
643	<i>II</i>	FCVTPU		0	1	1	1	1	1	1	0	1	Х	1	0	0	0	0	1
644	<i>II</i>	FCVTZU		0	1	1	1	1	1	1	0	1	Х	1	0	0	0	0	1
645	<i>II</i>	FRSQRTE		0	1	1	1	1	1	1	0	1	Х	1	0	0	0	0	1
646	<i>II</i>	AdvSIMD scalar pairwise		0	1	U	1	1	1	1	0	si	ze	1	1	0	0	0	
647	<i>II</i>	ADDP		0	1	0	1	1	1	1	0	-	-	1	1	0	0	0	1
648	<i>II</i>	FMAXNMP		0	1	1	1	1	1	1	0	0	Х	1	1	0	0	0	0
649	<i>II</i>	FADDP		0	1	1	1	1	1	1	0	0	Х	1	1	0	0	0	0
650	<i>II</i>	FMAXP		0	1	1	1	1	1	1	0	0	Х	1	1	0	0	0	0
651	<i>II</i>	FMINNMP		0	1	1	1	1	1	1	0	1	Х	1	1	0	0	0	0
652	<i>II</i>	FMINP		0	1	1	1	1	1	1	0	1	Х	1	1	0	0	0	0
653	<i>II</i>	AdvSIMD scalar copy		0	1	ор	1	1	1	1	0	0	0	0		i	mm	5	
654	<i>II</i>	DUP		0	1	0	1	1	1	1	0	0	0	0	-	-	-	-	-

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21 2	0 19	18 17 16
655	<i>II</i>	AdvSIMD scalar x inde	exec	0	1	U	1	1	1	1	1	siz	e.	L N	1	Rm
656	<i> </i>	SQDMLAL		0	1	0	1	1	1	1	1	-	-	L N	1	Rm
657	<i>II</i>	SQDMLAL2		0	1	0	1	1	1	1	1	-	-	L N	1	Rm
658	<i>II</i>	SQDMLSL		0	1	0	1	1	1	1	1	-	-	L N	1	Rm
659	<i> </i>	SQDMLSL2		0	1	0	1	1	1	1	1	-	-	L N	1	Rm
660	<i>II</i>	SQDMULL		0	1	0	1	1	1	1	1	-	-	L N	1	Rm
661	<i>II</i>	SQDMULL2		0	1	0	1	1	1	1	1	-	-	L N	1	Rm
662	<i>II</i>	SQDMULH		0	1	0	1	1	1	1	1	-	-	L N	1	Rm
663	<i>II</i>	SQRDMULH		0	1	0	1	1	1	1	1	-	-	L N	1	Rm
664	<i>II</i>	FMLA		0	1	0	1	1	1	1	1	1	Х	L N	1	Rm
665	<i>II</i>	FMLS		0	1	0	1	1	1	1	1	1	Х	L N	1	Rm
666	<i>II</i>	FMUL		0	1	0	1	1	1	1	1	1	Х	L N	1	Rm
667	<i>II</i>	FMULX		0	1	1	1	1	1	1	1	1	Х	L N	1	Rm
668	<i>II</i>	AdvSIMD scalar shift b	y iı	0	1	U	1	1	1	1	1	0		imml	1	immb
669	<i>II</i>	SSHR	immh != 0000	0	1	0	1	1	1	1	1	0		immh	1	immb
670	<i>II</i>	SSRA	immh != 0000	0	1	0	1	1	1	1	1	0		immh	1	immb
671	<i>II</i>	SRSHR	immh != 0000	0	1	0	1	1	1	1	1	0		immh	1	immb
672	<i>II</i>	SRSRA	immh != 0000	0	1	0	1	1	1	1	1	0		immh	1	immb
673	<i>II</i>	SHL	immh != 0000	0	1	0	1	1	1	1	1	0		immh	1	immb
674	<i>II</i>	SQSHL	immh != 0000	0	1	0	1	1	1	1	1	0		immh	1	immb
675	<i>II</i>	SQSHRN	immh != 0000	0	1	0	1	1	1	1	1	0		immh	1	immb
676	<i>II</i>	SQSHRN2	immh != 0000	0	1	0	1	1	1	1	1	0		immh	1	immb
677	<i>II</i>	SQRSHRN	immh != 0000	0	1	0	1	1	1	1	1	0		immh	1	immb
678	<i>II</i>	SQRSHRN2	immh != 0000	0	1	0	1	1	1	1	1	0		immh	1	immb
679	<i>II</i>	SCVTF	immh != 0000	0	1	0	1	1	1	1	1	0		immh	1	immb
680	<i> </i>	FCVTZS	immh != 0000	0	1	0	1	1	1	1	1	0		immh	1	immb
681	<i>II</i>	USHR	immh != 0000	0	1	1	1	1	1	1	1	0		immh	1	immb
682	<i>II</i>	USRA	immh != 0000	0	1	1	1	1	1	1	1	0		immh	1	immb
683	<i>II</i>	URSHR	immh != 0000	0	1	1	1	1	1	1	1	0		immh	1	immb
684	<i>II</i>	URSRA	immh != 0000	0	1	1	1	1	1	1	1	0		immh	1	immb
685	<i>II</i>	SRI	immh != 0000	0	1	1	1	1	1	1	1	0		immh	1	immb
686	<i>II</i>	SLI	immh != 0000	0	1	1	1	1	1	1	1	0		immh	1	immb
687	<i>II</i>	SQSHLU	immh != 0000	0	1	1	1	1	1	1	1	0		immh	1	immb
688	<i>II</i>	UQSHL	immh != 0000	0	1	1	1	1	1	1	1	0		immh	1	immb

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
689	<i>II</i>	SQSHRUN	immh != 0000	0	1	1	1	1	1	1	1	0		imi	mh		i	mmk)
690	<i>II</i>	SQSHRUN2	immh != 0000	0	1	1	1	1	1	1	1	0		imi	mh		i	mmk)
691	<i>II</i>	SQRSHRUN	immh != 0000	0	1	1	1	1	1	1	1	0		imi	mh		i	mmk)
692	<i>II</i>	SQRSHRUN2	immh != 0000	0	1	1	1	1	1	1	1	0		imi	mh		i	mmk)
693	<i>II</i>	UQSHRN	immh != 0000	0	1	1	1	1	1	1	1	0		imi	mh		i	mmk)
694	<i>II</i>	UQRSHRN	immh != 0000	0	1	1	1	1	1	1	1	0		imi	mh		i	mmk)
695	<i>II</i>	UQRSHRN2	immh != 0000	0	1	1	1	1	1	1	1	0		imi	mh		i	mmk)
696	<i>II</i>	UCVTF	immh != 0000	0	1	1	1	1	1	1	1	0		imi	mh		i	mmk)
697	<i>II</i>	FCVTZU	immh != 0000	0	1	1	1	1	1	1	1	0		imi	mh		i	mmk)
698	<i>II</i>	Crypto three-reg SHA		0	1	0	1	1	1	1	0	si	ze	0			Rm		
699	<i>II</i>	SHA1C		0	1	0	1	1	1	1	0	0	0	0			Rm		
700	<i>II</i>	SHA1P		0	1	0	1	1	1	1	0	0	0	0			Rm		
701	<i>II</i>	SHA1M		0	1	0	1	1	1	1	0	0	0	0			Rm		
702	<i>II</i>	SHA1SU0		0	1	0	1	1	1	1	0	0	0	0			Rm		
703	<i>II</i>	SHA256H		0	1	0	1	1	1	1	0	0	0	0			Rm		
704	<i>II</i>	SHA256H2		0	1	0	1	1	1	1	0	0	0	0			Rm		
705	<i>II</i>	SHA256SU1		0	1	0	1	1	1	1	0	0	0	0			Rm		
706	<i>II</i>	Crypto two-reg SHA		0	1	0	1	1	1	1	0	si	ze	1	0	1	0	0	
707	<i>II</i>	SHA1H		0	1	0	1	1	1	1	0	0	0	1	0	1	0	0	0
708	<i>II</i>	SHA1SU1		0	1	0	1	1	1	1	0	0	0	1	0	1	0	0	0
709	<i>II</i>	SHA256SU0		0	1	0	1	1	1	1	0	0	0	1	0	1	0	0	0
710	<i>II</i>	Crypto AES		0	1	0	0	1	1	1	0	si	ze	1	0	1	0	0	
711	<i>II</i>	AESE		0	1	0	0	1	1	1	0	0	0	1	0	1	0	0	0
712	<i>II</i>	AESD		0	1	0	0	1	1	1	0	0	0	1	0	1	0	0	0
713	<i>II</i>	AESMC		0	1	0	0	1	1	1	0	0	0	1	0	1	0	0	0
714	<i>II</i>	AESIMC		0	1	0	0	1	1	1	0	0	0	1	0	1	0	0	0
715	<i>II</i>	AdvSIMD three same		0	Q	U	0	1	1	1	0	si	ze	1			Rm		
716	<i>II</i>	SHADD		0	Q	0	0	1	1	1	0	-	-	1			Rm		
717	<i>II</i>	SQADD		0	Q	0	0	1	1	1	0	-	-	1			Rm		
718	<i>II</i>	SRHADD		0	Q	0	0	1	1	1	0	-	-	1			Rm		
719	<i>II</i>	SHSUB		0	Q	0	0	1	1	1	0	-	-	1			Rm		
720	<i>II</i>	SQSUB		0	Q	0	0	1	1	1	0	-	-	1			Rm		
721	<i>II</i>	CMGT		0	Q	0	0	1	1	1	0	-	-	1			Rm		
722	<i>II</i>	CMGE		0	Q	0	0	1	1	1	0	-	-	1			Rm		

723	1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21 20	19 18 17 16	
725	723	<i>II</i>	SSHL Vector		0	Q	0	0	1	1	1	0	-	-	1	Rm	
726	724	<i>II</i>	SQSHL		0	Q	0	0	1	1	1	0	-	-	1	Rm	
727	725	<i>II</i>	SRSHL		0	Q	0	0	1	1	1	0	-	-	1	Rm	
728	726	<i>II</i>	SQRSHL		0	Q	0	0	1	1	1	0	-	-	1	Rm	
729	727	<i>II</i>	SMAX		0	Q	0	0	1	1	1	0	-	-	1	Rm	
730	728	<i>II</i>	SMIN		0	Q	0	0	1	1	1	0	-	-	1	Rm	
731 ADD	729	<i>II</i>	SABD		0	Q	0	0	1	1	1	0	-	-	1	Rm	
T32	730	<i>II</i>	SABA		0	Q	0	0	1	1	1	0	-	-	1	Rm	
733 MLA	731	<i>II</i>	ADD		0	Q	0	0	1	1	1	0	-	-	1	Rm	
734	732	<i>II</i>	CMTST		0	Q	0	0	1	1	1	0	-	-	1	Rm	
SMAXP	733	<i>II</i>	MLA		0	Q	0	0	1	1	1	0	-	-	1	Rm	
736	734	<i>II</i>	MUL		0	Q	0	0	1	1	1	0	-	-	1	Rm	
737	735	<i>II</i>	SMAXP		0	Q	0	0	1	1	1	0	-	-	1	Rm	
738 // ADDP 0 Q 0 0 1 1 1 0 - - 1 Rm 739 // FMAXNM 0 Q 0 0 1 1 1 0 0 x 1 Rm 740 // FMLA 0 Q 0 0 1 1 1 0 0 x 1 Rm 741 // FADD 0 Q 0 0 1 1 1 0 0 x 1 Rm 742 // FMULX 0 Q 0 0 1 1 1 0 0 x 1 Rm 743 // FCMEQ 0 0 0 1 1 1 0 0 x 1 Rm 744 // FRECPS 0 Q 0 0 1 1	736	<i>II</i>	SMINP		0	Q	0	0	1	1	1	0	-	-	1	Rm	
739 // FMAXNM 0 Q 0 0 1 1 1 0 0 x 1 Rm 740 // // FMLA 0 Q 0 0 1 1 1 0 0 x 1 Rm 741 // FADD 0 Q 0 0 1 1 1 0 0 x 1 Rm 742 // FMULX 0 Q 0 0 1 1 1 0 0 x 1 Rm 743 // FCMEQ 0 0 0 1 1 1 0 0 x 1 Rm 744 // FMAX 0 Q 0 0 1 1 1 0 0 x 1 Rm 745 // FRECPS 0 Q 0 0 1	737	<i>II</i>	SQDMULH		0	Q	0	0	1	1	1	0	-	-	1	Rm	
740 // I FMLA 0 Q 0 0 0 1 1 1 1 0 0 0 x 1 Rm 741 // I FADD 0 Q 0 0 0 1 1 1 1 0 0 0 x 1 Rm 742 // I FMULX 0 Q 0 0 1 1 1 1 0 0 0 x 1 Rm 743 // I FCMEQ 0 Q 0 0 1 1 1 1 0 0 0 x 1 Rm 744 // I FMAX 0 Q 0 0 1 1 1 1 0 0 0 x 1 Rm 745 // I FRECPS 0 Q 0 0 1 1 1 1 0 0 0 x 1 Rm 746 // AND 0 Q 0 0 1 1 1 1 0 0 0 x 1 Rm 747 // BIC 0 Q 0 0 1 1 1 1 0 0 0 x 1 Rm 748 // BIC 0 Q 0 0 1 1 1 1 0 0 0 x 1 X 1 Rm 749 // BIC 0 Q 0 0 1 1 1 1 0 0 1 X 1 Rm 750 // BIC 0 Q 0 0 1 1 1 1 0 0 1 X 1 Rm 751 // BIC 0 Q 0 0 1 1 1 1 0 0 1 X 1 Rm 752 // BRSQRTS 0 Q 0 0 1 1 1 1 0 0 1 X 1 X 1 Rm 753 // ORR 0 Q 0 0 1 1 1 1 1 0 0 1 X 1 Rm 755 // ORR 0 Q 0 0 1 1 1 1 1 0 0 1 1 X 1 Rm 755 // ORR 0 Q 0 0 1 1 1 1 1 0 0 1 1 X 1 Rm	738	<i>II</i>	ADDP		0	Q	0	0	1	1	1	0	-	-	1	Rm	
741 // I FADD 0 Q 0 0 1 1 1 1 0 0 0 x 1 Rm 742 // I FMULX 0 Q 0 0 1 1 1 1 0 0 0 x 1 Rm 743 // I FCMEQ 0 Q 0 0 1 1 1 1 0 0 0 x 1 Rm 744 // I FMAX 0 Q 0 0 1 1 1 1 0 0 0 x 1 Rm 745 // I FRECPS 0 Q 0 0 1 1 1 1 0 0 0 x 1 Rm 746 // I AND 0 Q 0 0 1 1 1 1 0 0 0 1 x 1 Rm 747 // I BIC 0 Q 0 0 1 1 1 1 0 0 1 x 1 Rm 748 // I FMINNM 0 Q 0 0 1 1 1 1 0 0 1 x 1 Rm 749 // I FMLS 0 Q 0 0 1 1 1 1 0 0 1 x 1 Rm 750 // I FSUB 0 Q 0 0 1 1 1 1 0 0 1 x 1 Rm 751 // I FRSQRTS 0 Q 0 0 1 1 1 1 0 0 1 x 1 Rm 753 // I FRSQRTS 0 Q 0 0 1 1 1 1 0 0 1 x 1 Rm 754 // I ORN 0 Q 0 0 1 1 1 1 0 0 1 0 1 1 1 Rm 755 // I ORN 0 Q 0 0 1 1 1 1 0 0 1 0 1 1 1 Rm	739	<i>II</i>	FMAXNM		0	Q	0	0	1	1	1	0	0	Х	1	Rm	
742 // I FMULX 0 Q 0 0 1 1 1 1 0 0 0 x 1 Rm 743 // I FCMEQ 0 Q 0 0 1 1 1 1 0 0 x 1 Rm 744 // I FMAX 0 Q 0 0 1 1 1 1 0 0 x 1 Rm 745 // I FRECPS 0 Q 0 0 1 1 1 1 0 0 x 1 Rm 746 // I AND 0 Q 0 0 1 1 1 1 0 0 0 1 Rm 747 // I BIC 0 Q 0 0 1 1 1 1 0 0 1 x 1 Rm 748 // I FMINNM 0 Q 0 0 1 1 1 1 0 1 x 1 Rm 749 // I FMLS 0 Q 0 0 1 1 1 1 0 1 x 1 Rm 750 // I FSUB 0 Q 0 0 1 1 1 1 0 1 x 1 Rm 751 // I FMIN 0 Q 0 0 1 1 1 1 0 1 x 1 Rm 752 // I FRSQRTS 0 Q 0 0 1 1 1 1 0 1 x 1 Rm 753 // I ORR 0 Q 0 0 1 1 1 1 0 1 0 1 x 1 Rm 754 // I ORN 0 Q 0 0 1 1 1 1 0 0 1 0 1 1 1 Rm 755 // I ORN 0 Q 0 0 1 1 1 1 1 0 0 1 Rm	740	<i>II</i>	FMLA		0	Q	0	0	1	1	1	0	0	Х	1	Rm	
743 // FCMEQ 0 Q 0 0 1 1 1 1 0 0 0 x 1 Rm 744 // FMAX 0 Q 0 0 1 1 1 1 0 0 0 x 1 Rm 745 // FRECPS 0 Q 0 0 1 1 1 1 0 0 0 x 1 Rm 746 // AND 0 Q 0 0 1 1 1 1 0 0 0 1 Rm 747 // BIC 0 Q 0 0 1 1 1 1 0 0 1 x 1 Rm 748 // FMINNM 0 Q 0 0 1 1 1 1 0 0 1 x 1 Rm 749 // FMLS 0 Q 0 0 1 1 1 1 0 0 1 x 1 Rm 750 // FSUB 0 Q 0 0 1 1 1 1 0 0 1 x 1 Rm 751 // FSUB 0 Q 0 0 1 1 1 1 0 0 1 x 1 Rm 752 // FRSQRTS 0 Q 0 0 1 1 1 1 0 0 1 x 1 Rm 753 // FRSQRTS 0 Q 0 0 1 1 1 1 0 0 1 x 1 Rm 754 // ORR 0 Q 0 0 1 1 1 1 0 0 1 0 1 Rm 755 // UHADD 0 Q 1 0 1 1 1 1 0 0 1 0 1 Rm	741	//	FADD		0	Q	0	0	1	1	1	0	0	Х	1	Rm	
744 FMAX 0 Q 0 0 1 1 1 1 0 0 0 x 1 Rm 745 FRECPS 0 Q 0 0 1 1 1 1 0 0 0 x 1 Rm 746 AND 0 Q 0 0 1 1 1 1 0 0 0 1 Rm 747 BIC 0 Q 0 0 1 1 1 1 0 0 1 x 1 Rm 748 FMINNM 0 Q 0 0 1 1 1 1 0 0 1 x 1 Rm 749 FMLS 0 Q 0 0 1 1 1 1 0 1 0 1 x 1 Rm 750 FSUB 0 Q 0 0 1 1 1 1 0 1 x 1 Rm 751 FMIN 0 Q 0 0 1 1 1 1 0 1 x 1 Rm 752 FRSQRTS 0 Q 0 0 1 1 1 1 0 1 x 1 Rm 753 ORR 0 Q 0 0 1 1 1 1 0 1 0 1 x 1 Rm 754 ORN 0 Q 0 0 1 1 1 1 0 0 1 1 1 Rm 755 UHADD 0 Q 1 0 1 1 1 0 0 1 Rm	742	<i>II</i>	FMULX		0	Q	0	0	1	1	1	0	0	Х	1	Rm	
745 // A	743	<i>II</i>	FCMEQ		0	Q	0	0	1	1	1	0	0	Х	1	Rm	
746 // I/ AND 0 Q 0 0 1 1 1 1 0 0 0 0 1 Rm 747 // BIC 0 Q 0 0 1 1 1 1 0 0 0 1 1 Rm 748 // FMINNM 0 Q 0 0 1 1 1 1 0 0 1 x 1 Rm 749 // FMLS 0 Q 0 0 1 1 1 1 0 1 x 1 Rm 750 // FSUB 0 Q 0 0 1 1 1 1 0 1 x 1 Rm 751 // FMIN 0 Q 0 0 1 1 1 1 0 1 x 1 Rm 752 // FRSQRTS 0 Q 0 0 1 1 1 1 0 1 x 1 Rm 753 // ORR 0 Q 0 0 1 1 1 1 0 1 0 1 x 1 Rm 754 // ORN 0 Q 0 0 1 1 1 1 0 0 1 1 1 Rm 755 // UHADD 0 Q 1 0 1 1 1 1 0 0 1 Rm	744	<i>II</i>	FMAX		0	Q	0	0	1	1	1	0	0	Х	1	Rm	
747	745	<i>II</i>	FRECPS		0	Q	0	0	1	1	1	0	0	Х	1	Rm	
748 FMINNM 0 Q 0 0 1 1 1 1 0 1 x 1 Rm 749 FMLS 0 Q 0 0 1 1 1 1 0 1 x 1 Rm 750 FSUB 0 Q 0 0 1 1 1 1 0 1 x 1 Rm 751 FMIN 0 Q 0 0 1 1 1 1 0 1 x 1 Rm 752 FRSQRTS 0 Q 0 0 1 1 1 1 0 1 x 1 Rm 753 ORR 0 Q 0 0 1 1 1 1 0 1 0 1 Rm 754 ORN 0 Q 0 0 1 1 1 1 0 1 0 1 Rm 755 UHADD 0 Q 1 0 1 1 1 1 0 1 Rm	746	<i>II</i>	AND		0	Q	0	0	1	1	1	0	0	0	1	Rm	
749 II FMLS 0 Q 0 0 1 1 1 0 0 1 x 1 Rm 750 II FSUB 0 Q 0 0 1 1 1 0 0 1 x 1 Rm 751 II FMIN 0 Q 0 0 1 1 1 0 0 1 x 1 Rm 752 II FRSQRTS 0 Q 0 0 1 1 1 0 0 1 x 1 Rm 753 II ORR 0 Q 0 0 1 1 1 1 0 1 0 1 Rm 754 II ORN 0 Q 0 0 1 1 1 1 0 1 0 1 Rm 755 II UHADD 0 Q 1 0 1 1 1 0 0 1 Rm	747	<i>II</i>	BIC		0	Q	0	0	1	1	1	0	0	1	1	Rm	
750 II FSUB 0 Q 0 0 1 1 1 1 0 1 x 1 Rm 751 II FMIN 0 Q 0 0 1 1 1 1 0 1 x 1 Rm 752 II FRSQRTS 0 Q 0 0 1 1 1 1 0 1 x 1 Rm 753 II ORR 0 Q 0 0 1 1 1 1 0 1 0 1 Rm 754 II ORN 0 Q 0 0 1 1 1 1 0 0 1 1 Rm 755 II UHADD 0 Q 1 0 1 1 1 1 0 1 Rm	748	<i>II</i>	FMINNM		0	Q	0	0	1	1	1	0	1	Х	1	Rm	
751 FMIN	749	<i>II</i>	FMLS		0	Q	0	0	1	1	1	0	1	Х	1	Rm	
752	750	<i>II</i>	FSUB		0	Q	0	0	1	1	1	0	1	Х	1	Rm	
753	751	<i>II</i>	FMIN		0	Q	0	0	1	1	1	0	1	Х	1	Rm	
754	752	<i>II</i>	FRSQRTS		0	Q	0	0	1	1	1	0	1	Х	1	Rm	
755 // UHADD 0 Q 1 0 1 1 1 0 1 Rm	753	<i>II</i>	ORR		0	Q	0	0	1	1	1	0	1	0	1	Rm	
	754	<i>II</i>	ORN		0	Q	0	0	1	1	1	0	1	1	1	Rm	
756 // UQADD 0 Q 1 0 1 1 1 0 1 Rm	755	<i>II</i>	UHADD		0	Q	1	0	1	1	1	0	-	-	1	Rm	
	756	<i>II</i>	UQADD		0	Q	1	0	1	1	1	0	-	-	1	Rm	

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20 19	9 18 17 16
757	<i>II</i>	URHADD		0	Q	1	0	1	1	1	0	-	-	1		Rm
758	<i>II</i>	UHSUB		0	Q	1	0	1	1	1	0	-	-	1		Rm
759	<i>II</i>			0	Q	1	0	1	1	1	0	-	-	1		Rm
760	<i>II</i>	CMHI		0	Q	1	0	1	1	1	0	-	-	1		Rm
761	<i>II</i>	CMHS		0	Q	1	0	1	1	1	0	-	-	1		Rm
762	<i>II</i>	USHL		0	Q	1	0	1	1	1	0	-	-	1		Rm
763	<i>II</i>	UQSHL		0	Q	1	0	1	1	1	0	-	-	1		Rm
764	<i>II</i>	URSHL		0	Q	1	0	1	1	1	0	-	-	1		Rm
765	<i>II</i>	UQRSHL		0	Q	1	0	1	1	1	0	-	-	1		Rm
766	<i>II</i>	UMAX		0	Q	1	0	1	1	1	0	-	-	1		Rm
767	<i>II</i>	UMIN		0	Q	1	0	1	1	1	0	-	-	1		Rm
768	<i>II</i>	UABD		0	Q	1	0	1	1	1	0	-	-	1		Rm
769	<i>II</i>	UABA		0	Q	1	0	1	1	1	0	-	-	1		Rm
770	<i>II</i>	SUB		0	Q	1	0	1	1	1	0	-	-	1		Rm
771	<i>II</i>	CMEQ		0	Q	1	0	1	1	1	0	-	-	1		Rm
772	<i>II</i>	MLS		0	Q	1	0	1	1	1	0	-	-	1		Rm
773	<i>II</i>	PMUL		0	Q	1	0	1	1	1	0	-	-	1		Rm
774	<i>II</i>	UMAXP		0	Q	1	0	1	1	1	0	-	-	1		Rm
775	<i>II</i>	UMINP		0	Q	1	0	1	1	1	0	-	-	1		Rm
776	<i>II</i>	SQRDMULH		0	Q	1	0	1	1	1	0	-	-	1		Rm
777	<i>II</i>	FMAXNMP		0	Q	1	0	1	1	1	0	0	Χ	1		Rm
778	<i>II</i>	FADDP		0	Q	1	0	1	1	1	0	0	Χ	1		Rm
779	<i>II</i>	FMUL		0	Q	1	0	1	1	1	0	0	Χ	1		Rm
780	<i>II</i>	FCMGE		0	Q	1	0	1	1	1	0	0	Χ	1		Rm
781	<i>II</i>	FACGE		0	Q	1	0	1	1	1	0	0	Χ	1		Rm
782	<i>II</i>	FMAXP		0	Q	1	0	1	1	1	0	0	Χ	1		Rm
783	<i>II</i>	FDIV		0	Q	1	0	1	1	1	0	0	Χ	1		Rm
784	<i>II</i>	EOR		0	Q	1	0	1	1	1	0	0	0	1		Rm
785	<i>II</i>	BSL		0	Q	1	0	1	1	1	0	0	1	1		Rm
786	<i>II</i>	FMINNMP		0	Q	1	0	1	1	1	0	1	Χ	1		Rm
787	<i>II</i>	FABD		0	Q	1	0	1	1	1	0	1	Χ	1		Rm
788	<i>II</i>	FCMGT		0	Q	1	0	1	1	1	0	1	Χ	1		Rm
789	<i>II</i>	FACGT		0	Q	1	0	1	1	1	0	1	Χ	1		Rm
790	<i>II</i>	FMINP		0	Q	1	0	1	1	1	0	1	X	1		Rm

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23 22	21	20 19 18 17 16
791	<i>II</i>	BIT		0	Q	1	0	1	1	1	0	1 0	1	Rm
792	<i>II</i>	BIF		0	Q	1	0	1	1	1	0	1 1	1	Rm
793	<i>II</i>	AdvSIMD three different		0	Q	U	0	1	1	1	0	size	1	Rm
794	<i>II</i>	SADDL	writes to low half of the dest. register	0	0	0	0	1	1	1	0	size	1	Rm
795	<i>II</i>	SADDL2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	size	1	Rm
796	<i>II</i>	SADDW	writes to low half of the dest. register	0	0	0	0	1	1	1	0	size	1	Rm
797	<i>II</i>	SADDW2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	size	1	Rm
798	<i>II</i>	SSUBL	writes to low half of the dest. register	0	0	0	0	1	1	1	0	size	1	Rm
799	<i>II</i>	SSUBL2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	size	1	Rm
800	<i>II</i>	SSUBW	writes to low half of the dest. register	0	0	0	0	1	1	1	0	size	1	Rm
801	<i>II</i>	SSUBW2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	size	1	Rm
802	<i>II</i>	ADDHN	writes to low half of the dest. register	0	0	0	0	1	1	1	0	size	1	Rm
803	<i>II</i>	ADDHN2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	size	1	Rm
804	<i>II</i>	SABAL	writes to low half of the dest. register	0	0	0	0	1	1	1	0	size	1	Rm
805	<i>II</i>	SABAL2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	size	1	Rm
806	<i>II</i>	SUBHN	writes to low half of the dest. register	0	0	0	0	1	1	1	0	size	1	Rm
807	<i>II</i>	SUBHN2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	size	1	Rm
808	<i>II</i>	SABDL	writes to low half of the dest. register	0	0	0	0	1	1	1	0	size	1	Rm
809	<i>II</i>	SABDL2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	size	1	Rm
810	<i>II</i>	SMLAL	writes to low half of the dest. register	0	0	0	0	1	1	1	0	size	1	Rm
811	<i>II</i>	SMLAL2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	size	1	Rm
812	<i>II</i>	SQDMLAL	writes to low half of the dest. register	0	0	0	0	1	1	1	0	size	1	Rm
813	<i>II</i>	SQDMLAL2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	size	1	Rm
814	<i>II</i>	SMLSL	writes to low half of the dest. register	0	0	0	0	1	1	1	0	size	1	Rm
815	<i>II</i>	SMLSL2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	size	1	Rm
816	<i>II</i>	SQDMLSL	writes to low half of the dest. register	0	0	0	0	1	1	1	0	size	1	Rm
817	<i>II</i>	SQDMLSL2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	size	1	Rm
818	<i>II</i>	SMULL	writes to low half of the dest. register	0	0	0	0	1	1	1	0	size	1	Rm
819	<i>II</i>	SMULL2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	size	1	Rm
820	<i>II</i>	SQDMULL	writes to low half of the dest. register	0	0	0	0	1	1	1	0	size	1	Rm
821	<i>II</i>	SQDMULL2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	size	1	Rm
822	<i>II</i>	PMULL	writes to low half of the dest. register	0	0	0	0	1	1	1	0	size	1	Rm
823	<i>II</i>	PMULL2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	size	1	Rm
824	<i>II</i>	UADDL	writes to low half of the dest. register	0	0	1	0	1	1	1	0	size	1	Rm

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23 22	21	20	19	18	17	16
825	<i>II</i>	UADDL2	writes to high half of the dest. registe	0	1	1	0	1	1	1	0	size	1			Rm		
826	<i>II</i>	UADDW	writes to low half of the dest. register	0	0	1	0	1	1	1	0	size	1			Rm		
827	<i>II</i>	UADDW2	writes to high half of the dest. registe	0	1	1	0	1	1	1	0	size	1			Rm		
828	<i>II</i>	USUBL	writes to low half of the dest. register	0	0	1	0	1	1	1	0	size	1			Rm		
829	<i>II</i>	USUBL2	writes to high half of the dest. registe	0	1	1	0	1	1	1	0	size	1			Rm		
830	<i>II</i>	USUBW	writes to low half of the dest. register	0	0	1	0	1	1	1	0	size	1			Rm		
831	<i>II</i>	USUBW2	writes to high half of the dest. registe	0	1	1	0	1	1	1	0	size	1			Rm		
832	<i>II</i>	RADDHN	writes to low half of the dest. register	0	0	1	0	1	1	1	0	size	1			Rm		
833	<i>II</i>	RADDHN2	writes to high half of the dest. registe	0	1	1	0	1	1	1	0	size	1			Rm		
834	<i>II</i>	UABAL	writes to low half of the dest. register	0	0	1	0	1	1	1	0	size	1			Rm		
835	<i>II</i>	UABAL2	writes to high half of the dest. registe	0	1	1	0	1	1	1	0	size	1			Rm		
836	<i>II</i>	RSUBHN	writes to low half of the dest. register	0	0	1	0	1	1	1	0	size	1			Rm		
837	<i>II</i>	RSUBHN2	writes to high half of the dest. registe	0	1	1	0	1	1	1	0	size	1			Rm		
838	<i>II</i>	UABDL	writes to low half of the dest. register	0	0	1	0	1	1	1	0	size	1			Rm		
839	<i>II</i>	UABDL2	writes to high half of the dest. registe	0	1	1	0	1	1	1	0	size	1			Rm		
840	<i>II</i>	UMLAL	writes to low half of the dest. register	0	0	1	0	1	1	1	0	size	1			Rm		
841	<i>II</i>	UMLAL2	writes to high half of the dest. registe	0	1	1	0	1	1	1	0	size	1			Rm		
842	<i>II</i>	UMLSL	writes to low half of the dest. register	0	0	1	0	1	1	1	0	size	1			Rm		
843	<i>II</i>	UMLSL2	writes to high half of the dest. registe	0	1	1	0	1	1	1	0	size	1			Rm		
844	<i>II</i>	UMULL	writes to low half of the dest. register	0	0	1	0	1	1	1	0	size	1			Rm		
845	<i>II</i>	UMULL2	writes to high half of the dest. registe	0	1	1	0	1	1	1	0	size	1			Rm		
846	<i>II</i>	AdvSIMD two-reg misc		0	Q	U	0	1	1	1	0	size	1	0	0	0	0	
847	<i>II</i>	REV64		0	Q	0	0	1	1	1	0		1	0	0	0	0	0
848	<i>II</i>	REV16		0	Q	0	0	1	1	1	0		1	0	0	0	0	0
849	<i>II</i>	SADDLP		0	Q	0	0	1	1	1	0		1	0	0	0	0	0
850	<i>II</i>	SUQADD		0	Q	0	0	1	1	1	0		1	0	0	0	0	0
851	<i>II</i>	CLS		0	Q	0	0	1	1	1	0		1	0	0	0	0	0
852	<i>II</i>	CNT		0	Q	0	0	1	1	1	0		1	0	0	0	0	0
853	<i>II</i>	SADALP		0	Q	0	0	1	1	1	0		1	0	0	0	0	0
854	<i>II</i>	SQABS		0	Q	0	0	1	1	1	0		1	0	0	0	0	0
855	<i>II</i>	CMGT		0	Q	0	0	1	1	1	0		1	0	0	0	0	0
856	<i>II</i>	CMEQ		0	Q	0	0	1	1	1	0		1	0	0	0	0	0
857	<i>II</i>	CMLT		0	Q	0	0	1	1	1	0		1	0	0	0	0	0
858	<i>II</i>	ABS		0	Q	0	0	1	1	1	0		1	0	0	0	0	0

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
859	<i>II</i>	XTN		0	Q	0	0	1	1	1	0	-	-	1	0	0	0	0	1
860	<i>II</i>	XTN2		0	Q	0	0	1	1	1	0	-	-	1	0	0	0	0	1
861	<i>II</i>	SQXTN		0	Q	0	0	1	1	1	0	-	-	1	0	0	0	0	1
862	<i>II</i>	SQXTN2		0	Q	0	0	1	1	1	0	-	-	1	0	0	0	0	1
863	<i>II</i>	FCVTN		0	Q	0	0	1	1	1	0	0	Х	1	0	0	0	0	1
864	<i>II</i>	FCVTN2		0	Q	0	0	1	1	1	0	0	Х	1	0	0	0	0	1
865	<i>II</i>	FCVTL		0	Q	0	0	1	1	1	0	0	Х	1	0	0	0	0	1
866	<i>II</i>	FCVTL2		0	Q	0	0	1	1	1	0	0	Х	1	0	0	0	0	1
867	<i>II</i>	FRINTN		0	Q	0	0	1	1	1	0	0	Х	1	0	0	0	0	1
868	<i>II</i>	FRINTM		0	Q	0	0	1	1	1	0	0	Х	1	0	0	0	0	1
869	<i>II</i>	FCVTNS		0	Q	0	0	1	1	1	0	0	Х	1	0	0	0	0	1
870	<i>II</i>	FCVTMS		0	Q	0	0	1	1	1	0	0	Х	1	0	0	0	0	1
871	<i>II</i>	FCVTAS		0	Q	0	0	1	1	1	0	0	Х	1	0	0	0	0	1
872	<i>II</i>	SCVTF		0	Q	0	0	1	1	1	0	0	Х	1	0	0	0	0	1
873	<i>II</i>	FCMGT		0	Q	0	0	1	1	1	0	1	Х	1	0	0	0	0	0
874	<i>II</i>	FCMEQ		0	Q	0	0	1	1	1	0	1	Х	1	0	0	0	0	0
875	<i>II</i>	FCMLT		0	Q	0	0	1	1	1	0	1	Х	1	0	0	0	0	0
876	<i>II</i>	FABS		0	Q	0	0	1	1	1	0	1	Х	1	0	0	0	0	0
877	<i>II</i>	FRINTP		0	Q	0	0	1	1	1	0	1	Х	1	0	0	0	0	1
878	<i>II</i>	FRINTZ		0	Q	0	0	1	1	1	0	1	Х	1	0	0	0	0	1
879	<i>II</i>	FCVTPS		0	Q	0	0	1	1	1	0	1	Х	1	0	0	0	0	1
880	<i>II</i>	FCVTZS		0	Q	0	0	1	1	1	0	1	Х	1	0	0	0	0	1
881	<i>II</i>	URECPE		0	Q	0	0	1	1	1	0	1	Х	1	0	0	0	0	1
882	<i>II</i>	FRECPE		0	Q	0	0	1	1	1	0	1	Х	1	0	0	0	0	1
883	<i>II</i>	REV32		0	Q	1	0	1	1	1	0	-	-	1	0	0	0	0	0
884	<i>II</i>	UADDLP		0	Q	1	0	1	1	1	0	-	-	1	0	0	0	0	0
885	<i>II</i>	USQADD		0	Q	1	0	1	1	1	0	-	-	1	0	0	0	0	0
886	<i>II</i>	CLZ		0	Q	1	0	1	1	1	0	-	-	1	0	0	0	0	0
887	<i>II</i>	UADALP		0	Q	1	0	1	1	1	0	-	-	1	0	0	0	0	0
888	<i>II</i>	SQNEG		0	Q	1	0	1	1	1	0	-	-	1	0	0	0	0	0
889	<i>II</i>	CMGE		0	Q	1	0	1	1	1	0	-	-	1	0	0	0	0	0
890	<i>II</i>	CMLE		0	Q	1	0	1	1	1	0	-	-	1	0	0	0	0	0
891	<i>II</i>	NEG		0	Q	1	0	1	1	1	0	-	-	1	0	0	0	0	0
892	<i>II</i>	SQXTUN		0	Q	1	0	1	1	1	0	-	-	1	0	0	0	0	1

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
893	<i>II</i>	SQXTUN2		0	Q	1	0	1	1	1	0	-	-	1	0	0	0	0	1
894	<i>II</i>	SHLL		0	Q	1	0	1	1	1	0	-	-	1	0	0	0	0	1
895	<i>II</i>	SHLL2		0	Q	1	0	1	1	1	0	-	-	1	0	0	0	0	1
896	<i>II</i>	UQXTN		0	Q	1	0	1	1	1	0	-	-	1	0	0	0	0	1
897	<i>II</i>	UQXTN2		0	Q	1	0	1	1	1	0	-	-	1	0	0	0	0	1
898	<i>II</i>	FCVTXN		0	Q	1	0	1	1	1	0	0	Х	1	0	0	0	0	1
899	<i>II</i>	FCVTXN2		0	Q	1	0	1	1	1	0	0	Х	1	0	0	0	0	1
900	<i>II</i>	FRINTA		0	Q	1	0	1	1	1	0	0	Х	1	0	0	0	0	1
901	<i>II</i>	FRINTX		0	Q	1	0	1	1	1	0	0	Х	1	0	0	0	0	1
902	<i>II</i>	FCVTNU		0	Q	1	0	1	1	1	0	0	Х	1	0	0	0	0	1
903	<i>II</i>	FCVTMU		0	Q	1	0	1	1	1	0	0	Х	1	0	0	0	0	1
904	<i>II</i>	FCVTAU		0	Q	1	0	1	1	1	0	0	Х	1	0	0	0	0	1
905	<i>II</i>	UCVTF		0	Q	1	0	1	1	1	0	0	Х	1	0	0	0	0	1
906	<i>II</i>	NOT		0	Q	1	0	1	1	1	0	0	0	1	0	0	0	0	0
907	<i>II</i>	RBIT		0	Q	1	0	1	1	1	0	0	1	1	0	0	0	0	0
908	<i>II</i>	FCMGE		0	Q	1	0	1	1	1	0	1	Х	1	0	0	0	0	0
909	<i>II</i>	FCMLE		0	Q	1	0	1	1	1	0	1	Х	1	0	0	0	0	0
910	<i>II</i>	FNEG		0	Q	1	0	1	1	1	0	1	Х	1	0	0	0	0	0
911	<i>II</i>	FRINTI		0	Q	1	0	1	1	1	0	1	Х	1	0	0	0	0	1
912	II .	FCVTPU		0	Q	1	0	1	1	1	0	1	Х	1	0	0	0	0	1
913	II .	FCVTZU		0	Q	1	0	1	1	1	0	1	Х	1	0	0	0	0	1
914	II .	URSQRTE		0	Q	1	0	1	1	1	0	1	X	1	0	0	0	0	1
915	II .	FRSQRTE		0	Q	1	0	1	1	1	0	1	X	1	0	0	0	0	1
916	II .	FSQRT		0	Q	1	0	1	1	1	0	1	X	1	0	0	0	0	1
917	II .	AdvSIMD across lanes		0	Q	U	0	1	1	1	0	siz	ze	1	1	0	0	0	
918	II .	SADDLV		0	Q	0	0	1	1	1	0	-	-	1	1	0	0	0	0
919	II .	SMAXV		0	Q	0	0	1	1	1	0	-	-	1	1	0	0	0	0
920	II .	SMINV		0	Q	0	0	1	1	1	0	-	-	1	1	0	0	0	1
921	II .	ADDV		0	Q	0	0	1	1	1	0	-	-	1	1	0	0	0	1
922	II .	UADDLV		0	Q	1	0	1	1	1	0	-	-	1	1	0	0	0	0
923	<i>II</i>	UMAXV		0	Q	1	0	1	1	1	0	-	-	1	1	0	0	0	0
924	<i>II</i>	UMINV		0	Q	1	0	1	1	1	0	-	-	1	1	0	0	0	1
925	<i>II</i>	FMAXNMV		0	Q	1	0	1	1	1	0	0	X	1	1	0	0	0	0
926	II .	FMAXV		0	Q	1	0	1	1	1	0	0	Х	1	1	0	0	0	0

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19	18 1	7 16	;
927	<i>II</i>	FMINNMV		0	Q	1	0	1	1	1	0	1	Х	1	1	0	0	0 0	
928	<i>II</i>	FMINV		0	Q	1	0	1	1	1	0	1	Х	1	1	0	0	0 0	
929	<i>II</i>	AdvSIMD copy		0	Q	ор	0	1	1	1	0	0	0	0		i	mm5		
930	<i>II</i>	DUP		0	-	0	0	1	1	1	0	0	0	0	-	-	-		
931	<i>II</i>	DUP		0	-	0	0	1	1	1	0	0	0	0	-	-	-		
932	<i>II</i>	SMOV		0	0	0	0	1	1	1	0	0	0	0	-	-	-		
933	<i>II</i>	UMOV		0	0	0	0	1	1	1	0	0	0	0	-	-	-		
934	<i>II</i>	INS		0	1	0	0	1	1	1	0	0	0	0	-	-	-		
935	<i>II</i>	SMOV		0	1	0	0	1	1	1	0	0	0	0	-	-	-		
936	<i>II</i>	UMOV		0	1	0	0	1	1	1	0	0	0	0	-	-	-		
937	<i>II</i>	INS		0	1	1	0	1	1	1	0	0	0	0	-	-	-		
938	<i>II</i>	AdvSIMD vector x inde	exe	0	Q	U	0	1	1	1	1	si	ze	L	M		Rm		
939	<i>II</i>	SMLAL		0	Q	0	0	1	1	1	1	-	-	L	М		Rm		
940	<i>II</i>	SMLAL2		0	Q	0	0	1	1	1	1	-	-	L	М		Rm		
941	<i>II</i>	SQDMLAL		0	Q	0	0	1	1	1	1	-	-	L	М		Rm		
942	<i>II</i>	SQDMLAL2		0	Q	0	0	1	1	1	1	-	-	L	М		Rm		
943	<i>II</i>	SMLSL		0	Q	0	0	1	1	1	1	-	-	L	М		Rm		
944	<i>II</i>	SMLSL2		0	Q	0	0	1	1	1	1	-	-	L	М		Rm		
945	<i>II</i>	SQDMLSL		0	Q	0	0	1	1	1	1	-	-	L	М		Rm		
946	<i>II</i>	SQDMLSL2		0	Q	0	0	1	1	1	1	-	-	L	М		Rm		
947	<i>II</i>	MUL		0	Q	0	0	1	1	1	1	-	-	L	М		Rm		
948	<i>II</i>	SMULL		0	Q	0	0	1	1	1	1	-	-	L	M		Rm		
949	<i>II</i>	SMULL2		0	Q	0	0	1	1	1	1	-	-	L	M		Rm		
950	<i>II</i>	SQDMULL		0	Q	0	0	1	1	1	1	-	-	L	M		Rm		
951	<i>II</i>	SQDMULL2		0	Q	0	0	1	1	1	1	-	-	L	М		Rm		
952	<i>II</i>	SQDMULH		0	Q	0	0	1	1	1	1	-	-	L	M		Rm		
953	<i>II</i>	SQRDMULH		0	Q	0	0	1	1	1	1	-	-	L	M		Rm		
954	<i>II</i>	FMLA		0	Q	0	0	1	1	1	1	1	Х	L	M		Rm		
955	<i>II</i>	FMLS		0	Q	0	0	1	1	1	1	1	Х	L	M		Rm		
956	<i>II</i>	FMUL		0	Q	0	0	1	1	1	1	1	Х	L	M		Rm		
957	<i>II</i>	MLA		0	Q	1	0	1	1	1	1	-	-	L	M		Rm		
958	<i>II</i>	UMLAL		0	Q	1	0	1	1	1	1	-	-	L	М		Rm		
959	<i>II</i>	UMLAL2		0	Q	1	0	1	1	1	1	-	-	L	М		Rm		
960	<i>II</i>	MLS		0	Q	1	0	1	1	1	1	-	-	L	M		Rm		

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
961	<i>II</i>	UMLSL		0	Q	1	0	1	1	1	1	-	-	L	М		Rr	n	
962	<i>II</i>	UMLSL2		0	Q	1	0	1	1	1	1	-	-	L	М		Rr	n	
963	<i>II</i>	UMULL		0	Q	1	0	1	1	1	1	-	-	L	М		Rr	n	
964	<i>II</i>	UMULL2		0	Q	1	0	1	1	1	1	-	-	L	М		Rr	n	
965	<i>II</i>	FMULX		0	Q	1	0	1	1	1	1	1	Х	L	М		Rr	n	
966	<i>II</i>	AdvSIMD modified	immec	0	Q	ор	0	1	1	1	1	0	0	0	0	0	а	b	С
967	<i>II</i>	MOVI		0	-	0	0	1	1	1	1	0	0	0	0	0	а	b	С
968	<i>II</i>	ORR		0	-	0	0	1	1	1	1	0	0	0	0	0	а	b	С
969	<i>II</i>	MOVI		0	-	0	0	1	1	1	1	0	0	0	0	0	а	b	С
970	<i>II</i>	ORR		0	-	0	0	1	1	1	1	0	0	0	0	0	а	b	С
971	<i>II</i>	MOVI		0	-	0	0	1	1	1	1	0	0	0	0	0	а	b	С
972	<i>II</i>	MOVI		0	-	0	0	1	1	1	1	0	0	0	0	0	а	b	С
973	<i>II</i>	FMOV		0	-	0	0	1	1	1	1	0	0	0	0	0	а	b	С
974	<i>II</i>	MVNI		0	-	1	0	1	1	1	1	0	0	0	0	0	а	b	С
975	<i>II</i>	BIC		0	-	1	0	1	1	1	1	0	0	0	0	0	а	b	С
976	<i>II</i>	MVNI		0	-	1	0	1	1	1	1	0	0	0	0	0	а	b	С
977	<i>II</i>	BIC		0	-	1	0	1	1	1	1	0	0	0	0	0	а	b	С
978	<i>II</i>	MVNI		0	-	1	0	1	1	1	1	0	0	0	0	0	а	b	С
979	<i>II</i>	MOVI		0	0	1	0	1	1	1	1	0	0	0	0	0	а	b	С
980	<i>II</i>	MOVI		0	1	1	0	1	1	1	1	0	0	0	0	0	а	b	С
981	<i>II</i>	FMOV		0	1	1	0	1	1	1	1	0	0	0	0	0	а	b	С
982	<i>II</i>	AdvSIMD shift by ir	nmedi:	0	Q	U	0	1	1	1	1	0		im	mh		ir	nmk)
983	<i>II</i>	SSHR		0	Q	0	0	1	1	1	1	0		imi	mh		ir	nmb)
984	<i>II</i>	SSRA		0	Q	0	0	1	1	1	1	0		imi	mh		ir	nmb)
985	<i>II</i>	SRSHR		0	Q	0	0	1	1	1	1	0		imi	mh		ir	nmk)
986	<i>II</i>	SRSRA		0	Q	0	0	1	1	1	1	0		imi	mh		ir	nmk)
987	<i>II</i>	SHL		0	Q	0	0	1	1	1	1	0		imi	mh		ir	nmb)
988	<i>II</i>	SQSHL		0	Q	0	0	1	1	1	1	0		imi	mh		ir	nmk)
989	<i>II</i>	SHRN		0	Q	0	0	1	1	1	1	0		imi	mh		ir	nmk)
990	<i>II</i>	SHRN2		0	Q	0	0	1	1	1	1	0		imi	mh		ir	nmk)
991	<i>II</i>	RSHRN		0	Q	0	0	1	1	1	1	0		imi	mh		ir	nmb)
992	<i>II</i>	RSHRN2		0	Q	0	0	1	1	1	1	0		imi	mh		ir	nmb)
993	<i>II</i>	SQSHRN		0	Q	0	0	1	1	1	1	0		imi	mh		ir	nmb)
994	<i>II</i>	SQSHRN2		0	Q	0	0	1	1	1	1	0		imi	mh		ir	nmb)

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21 20 1	9 18 17 16
995	<i>II</i>	SQRSHRN		0	Q	0	0	1	1	1	1	0		immh	immb
996	<i>II</i>	SQRSHRN2		0	Q	0	0	1	1	1	1	0		immh	immb
997	<i>II</i>	SSHLL		0	Q	0	0	1	1	1	1	0		immh	immb
998	<i>II</i>	SSHLL2		0	Q	0	0	1	1	1	1	0		immh	immb
999	<i>II</i>	SCVTF		0	Q	0	0	1	1	1	1	0		immh	immb
1000	<i>II</i>	FCVTZS		0	Q	0	0	1	1	1	1	0		immh	immb
1001	<i>II</i>	USHR		0	Q	1	0	1	1	1	1	0		immh	immb
1002	<i>II</i>	USRA		0	Q	1	0	1	1	1	1	0		immh	immb
1003	<i>II</i>	URSHR		0	Q	1	0	1	1	1	1	0		immh	immb
1004	<i>II</i>	URSRA		0	Q	1	0	1	1	1	1	0		immh	immb
1005	<i>II</i>	SRI		0	Q	1	0	1	1	1	1	0		immh	immb
1006	<i>II</i>	SLI		0	Q	1	0	1	1	1	1	0		immh	immb
1007	<i>II</i>	SQSHLU		0	Q	1	0	1	1	1	1	0		immh	immb
1008	<i>II</i>	UQSHL		0	Q	1	0	1	1	1	1	0		immh	immb
1009	<i>II</i>	SQSHRUN		0	Q	1	0	1	1	1	1	0		immh	immb
1010	<i>II</i>	SQSHRUN2		0	Q	1	0	1	1	1	1	0		immh	immb
1011	<i>II</i>	SQRSHRUN		0	Q	1	0	1	1	1	1	0		immh	immb
1012	<i>II</i>	SQRSHRUN2		0	Q	1	0	1	1	1	1	0		immh	immb
1013	<i>II</i>	UQSHRN		0	Q	1	0	1	1	1	1	0		immh	immb
1014	<i>II</i>	UQRSHRN		0	Q	1	0	1	1	1	1	0		immh	immb
1015	<i>II</i>	UQRSHRN2		0	Q	1	0	1	1	1	1	0		immh	immb
1016	<i>II</i>	USHLL		0	Q	1	0	1	1	1	1	0		immh	immb
1017	<i>II</i>	USHLL2		0	Q	1	0	1	1	1	1	0		immh	immb
1018	<i>II</i>	UCVTF		0	Q	1	0	1	1	1	1	0		immh	immb
1019	<i>II</i>	FCVTZU		0	Q	1	0	1	1	1	1	0		immh	immb
1020	<i>II</i>	AdvSIMD TBL/TBX		0	Q	0	0	1	1	1	0	o	02	0	Rm
1021	<i>II</i>	TBL		0	Q	0	0	1	1	1	0	0	0	0	Rm
1022	<i>II</i>	TBX		0	Q	0	0	1	1	1	0	0	0	0	Rm
1023	<i>II</i>	TBL		0	Q	0	0	1	1	1	0	0	0	0	Rm
1024	<i>II</i>	TBX		0	Q	0	0	1	1	1	0	0	0	0	Rm
1025	<i>II</i>	TBL		0	Q	0	0	1	1	1	0	0	0	0	Rm
1026	<i>II</i>	TBX		0	Q	0	0	1	1	1	0	0	0	0	Rm
1027	<i>II</i>	TBL		0	Q	0	0	1	1	1	0	0	0	0	Rm
1028	<i>II</i>	TBX		0	Q	0	0	1	1	1	0	0	0	0	Rm

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
1029	<i>II</i>	AdvSIMD ZIP/UZP/TRN		0	Q	0	0	1	1	1	0	siz	е	0			Rm		
1030	<i>II</i>	UZP1		0	Q	0	0	1	1	1	0	siz	е	0			Rm		
1031	<i>II</i>	TRN1		0	Q	0	0	1	1	1	0	siz	е	0			Rm		
1032	<i>II</i>	ZIP1		0	Q	0	0	1	1	1	0	siz	е	0			Rm		
1033	<i>II</i>	UZP2		0	Q	0	0	1	1	1	0	siz	е	0			Rm		
1034	<i>II</i>	TRN2		0	Q	0	0	1	1	1	0	siz	е	0			Rm		
1035	<i>II</i>	ZIP2		0	Q	0	0	1	1	1	0	siz	е	0			Rm		
1036	<i>II</i>	AdvSIMD EXT		0	Q	1	0	1	1	1	0	op	2	0			Rm		
1037	<i>II</i>	EXT		0	Q	1	0	1	1	1	0	0	0	0			Rm		
1038	// L	oads and stores						1		0									
1039	<i>II</i>	AdvSIMD load/store mult	i	0	Q	0	0	1	1	0	0	0	L	0	0	0	0	0	0
1040	<i>II</i>	ST4		0	Q	0	0	1	1	0	0	0	0	0	0	0	0	0	0
1041	<i>II</i>	ST1		0	Q	0	0	1	1	0	0	0	0	0	0	0	0	0	0
1042	<i>II</i>	ST3		0	Q	0	0	1	1	0	0	0	0	0	0	0	0	0	0
1043	<i>II</i>	ST1		0	Q	0	0	1	1	0	0	0	0	0	0	0	0	0	0
1044	<i>II</i>	ST1		0	Q	0	0	1	1	0	0	0	0	0	0	0	0	0	0
1045	<i>II</i>	ST2		0	Q	0	0	1	1	0	0	0	0	0	0	0	0	0	0
1046	<i>II</i>	ST1		0	Q	0	0	1	1	0	0	0	0	0	0	0	0	0	0
1047	<i>II</i>	LD4		0	Q	0	0	1	1	0	0	0	1	0	0	0	0	0	0
1048	<i>II</i>	LD1		0	Q	0	0	1	1	0	0	0	1	0	0	0	0	0	0
1049	<i>II</i>	LD3		0	Q	0	0	1	1	0	0	0	1	0	0	0	0	0	0
1050	<i>II</i>	LD1		0	Q	0	0	1	1	0	0	0	1	0	0	0	0	0	0
1051	<i>II</i>	LD1		0	Q	0	0	1	1	0	0	0	1	0	0	0	0	0	0
1052	//	LD2		0	Q	0	0	1	1	0	0	0	1	0	0	0	0	0	0
1053	<i> </i>	LD1		0	Q	0	0	1	1	0	0	0	1	0	0	0	0	0	0
1054	<i> </i>	AdvSIMD load/store mult		0	Q	0	0	1	1	0	0	1	L	0			Rm		
1055	<i> </i>	ST4	Rm != 11111	0	Q	0	0	1	1	0	0	1	0	0			Rm		
1056	<i> </i>	ST1	Rm != 11111	0	Q	0	0	1	1	0	0	1	0	0			Rm		
1057	<i> </i>	ST3	Rm != 11111	0	Q	0	0	1	1	0	0	1	0	0			Rm		
1058	<i> </i>	ST1	Rm != 11111	0	Q	0	0	1	1	0	0	1	0	0			Rm		
1059	// ··	ST1	Rm != 11111	0	Q	0	0	1	1	0	0	1	0	0			Rm		
1060	// 	ST2	Rm != 11111	0	Q	0	0	1	1	0	0	1	0	0			Rm		
1061	// 	ST1	Rm != 11111	0	Q	0	0	1	1	0	0	1	0	0			Rm		
1062	<i>II</i>	ST4		0	Q	0	0	1	1	0	0	1	0	0	1	1	1	1	1

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
1063	<i>II</i>	ST1		0	Q	0	0	1	1	0	0	1	0	0	1	1	1	1	1
1064	<i>II</i>	ST3		0	Q	0	0	1	1	0	0	1	0	0	1	1	1	1	1
1065	<i>II</i>	ST1		0	Q	0	0	1	1	0	0	1	0	0	1	1	1	1	1
1066	<i>II</i>	ST1		0	Q	0	0	1	1	0	0	1	0	0	1	1	1	1	1
1067	<i>II</i>	ST2		0	Q	0	0	1	1	0	0	1	0	0	1	1	1	1	1
1068	<i>II</i>	ST1		0	Q	0	0	1	1	0	0	1	0	0	1	1	1	1	1
1069	<i>II</i>	LD4	Rm != 11111	0	Q	0	0	1	1	0	0	1	1	0			Rm		
1070	<i>II</i>	LD1	Rm != 11111	0	Q	0	0	1	1	0	0	1	1	0			Rm		
1071	<i>II</i>	LD3	Rm != 11111	0	Q	0	0	1	1	0	0	1	1	0			Rm		
1072	<i>II</i>	LD1	Rm != 11111	0	Q	0	0	1	1	0	0	1	1	0			Rm		
1073	<i>II</i>	LD1	Rm != 11111	0	Q	0	0	1	1	0	0	1	1	0			Rm		
1074	<i>II</i>	LD2	Rm != 11111	0	Q	0	0	1	1	0	0	1	1	0			Rm		
1075	<i>II</i>	LD1	Rm != 11111	0	Q	0	0	1	1	0	0	1	1	0			Rm		
1076	<i>II</i>	LD4		0	Q	0	0	1	1	0	0	1	1	0	1	1	1	1	1
1077	<i>II</i>	LD1		0	Q	0	0	1	1	0	0	1	1	0	1	1	1	1	1
1078	<i>II</i>	LD3		0	Q	0	0	1	1	0	0	1	1	0	1	1	1	1	1
1079	<i>II</i>	LD1		0	Q	0	0	1	1	0	0	1	1	0	1	1	1	1	1
1080	<i>II</i>	LD1		0	Q	0	0	1	1	0	0	1	1	0	1	1	1	1	1
1081	<i>II</i>	LD2		0	Q	0	0	1	1	0	0	1	1	0	1	1	1	1	1
1082	<i>II</i>	LD1		0	Q	0	0	1	1	0	0	1	1	0	1	1	1	1	1
1083	<i>II</i>	AdvSIMD load/stor	e singl	0	Q	0	0	1	1	0	1	0	L	R	0	0	0	0	0
1084	<i>II</i>	ST1		0	Q	0	0	1	1	0	1	0	0	0	0	0	0	0	0
1085	<i>II</i>	ST3		0	Q	0	0	1	1	0	1	0	0	0	0	0	0	0	0
1086	<i>II</i>	ST1		0	Q	0	0	1	1	0	1	0	0	0	0	0	0	0	0
1087	<i>II</i>	ST3		0	Q	0	0	1	1	0	1	0	0	0	0	0	0	0	0
1088	<i>II</i>	ST1		0	Q	0	0	1	1	0	1	0	0	0	0	0	0	0	0
1089	<i>II</i>	ST1		0	Q	0	0	1	1	0	1	0	0	0	0	0	0	0	0
1090	<i>II</i>	ST3		0	Q	0	0	1	1	0	1	0	0	0	0	0	0	0	0
1091	<i>II</i>	ST3		0	Q	0	0	1	1	0	1	0	0	0	0	0	0	0	0
1092	<i>II</i>	ST2		0	Q	0	0	1	1	0	1	0	0	1	0	0	0	0	0
1093	<i>II</i>	ST4		0	Q	0	0	1	1	0	1	0	0	1	0	0	0	0	0
1094	<i>II</i>	ST2		0	Q	0	0	1	1	0	1	0	0	1	0	0	0	0	0
1095	<i>II</i>	ST4		0	Q	0	0	1	1	0	1	0	0	1	0	0	0	0	0
1096	<i>II</i>	ST2		0	Q	0	0	1	1	0	1	0	0	1	0	0	0	0	0

1	in_use	Opcode	comments	3	31 3	30 2	9 28	3 27	26	25	24	23	22	21	20	19	18	17	16
1097	<i>II</i>	ST2		(0	Q (0	1	1	0	1	0	0	1	0	0	0	0	0
1098	<i>II</i>	ST4		(0	Q (0	1	1	0	1	0	0	1	0	0	0	0	0
1099	<i>II</i>	ST4		(0	Q (0	1	1	0	1	0	0	1	0	0	0	0	0
1100	<i>II</i>	LD1		(0	Q (0	1	1	0	1	0	1	0	0	0	0	0	0
1101	<i>II</i>	LD3		(0	Q (0	1	1	0	1	0	1	0	0	0	0	0	0
1102	<i>II</i>	LD1		(0	Q (0	1	1	0	1	0	1	0	0	0	0	0	0
1103	<i>II</i>	LD3		(0	Q (0	1	1	0	1	0	1	0	0	0	0	0	0
1104	<i>II</i>	LD1		(0	Q (0	1	1	0	1	0	1	0	0	0	0	0	0
1105	<i>II</i>	LD1		(0	Q (0	1	1	0	1	0	1	0	0	0	0	0	0
1106	<i>II</i>	LD3		(0	Q (0	1	1	0	1	0	1	0	0	0	0	0	0
1107	<i>II</i>	LD3		(0	Q (0	1	1	0	1	0	1	0	0	0	0	0	0
1108	<i>II</i>	LD1R		(0	Q (0	1	1	0	1	0	1	0	0	0	0	0	0
1109	<i>II</i>	LD3R		(0	Q (0	1	1	0	1	0	1	0	0	0	0	0	0
1110	<i>II</i>	LD2		(0	Q (0	1	1	0	1	0	1	1	0	0	0	0	0
1111	<i>II</i>	LD4		(0	Q (0	1	1	0	1	0	1	1	0	0	0	0	0
1112	<i>II</i>	LD2		(0	Q (0	1	1	0	1	0	1	1	0	0	0	0	0
1113	<i>II</i>	LD4		(0	Q (0	1	1	0	1	0	1	1	0	0	0	0	0
1114	<i>II</i>	LD2		(0	Q (0	1	1	0	1	0	1	1	0	0	0	0	0
1115	<i>II</i>	LD2		(0	Q (0	1	1	0	1	0	1	1	0	0	0	0	0
1116	<i>II</i>	LD4		(0	Q (0	1	1	0	1	0	1	1	0	0	0	0	0
1117	<i>II</i>	LD4		(0	Q (0	1	1	0	1	0	1	1	0	0	0	0	0
1118	<i>II</i>	LD2R		(0	Q (0	1	1	0	1	0	1	1	0	0	0	0	0
1119	<i>II</i>	LD4R		(0	Q (0	1	1	0	1	0	1	1	0	0	0	0	0
1120	<i>II</i>	AdvSIMD load/stor	re singl	(0	Q (0	1	1	0	1	1	L	R			Rm		
1121	<i>II</i>	ST1	Rm != 11111	(0	Q (0	1	1	0	1	1	0	0			Rm		
1122	<i>II</i>	ST3	Rm != 11111	(0	Q (0	1	1	0	1	1	0	0			Rm		
1123	<i>II</i>	ST1	Rm != 11111	(0	Q (0	1	1	0	1	1	0	0			Rm		
1124	<i>II</i>	ST3	Rm != 11111	(0	Q (0	1	1	0	1	1	0	0			Rm		
1125	<i>II</i>	ST1	Rm != 11111	(0	Q (0	1	1	0	1	1	0	0			Rm		
1126	<i>II</i>	ST1	Rm != 11111	(0	Q (0	1	1	0	1	1	0	0			Rm		
1127	<i>II</i>	ST3	Rm != 11111	(0	Q (0	1	1	0	1	1	0	0			Rm		
1128	<i>II</i>	ST3	Rm != 11111	(0	Q (0	1	1	0	1	1	0	0			Rm		
1129	<i>II</i>	ST1		(Q (0	1	1	0	1	1	0	0	1	1	1	1	1
1130	<i>II</i>	ST3		(0	Q (0	1	1	0	1	1	0	0	1	1	1	1	1

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
1131	<i>II</i>	ST1		0	Q	0	0	1	1	0	1	1	0	0	1	1	1	1	1
1132	<i>II</i>	ST3		0	Q	0	0	1	1	0	1	1	0	0	1	1	1	1	1
1133	<i>II</i>	ST1		0	Q	0	0	1	1	0	1	1	0	0	1	1	1	1	1
1134	<i>II</i>	ST1		0	Q	0	0	1	1	0	1	1	0	0	1	1	1	1	1
1135	<i>II</i>	ST3		0	Q	0	0	1	1	0	1	1	0	0	1	1	1	1	1
1136	<i>II</i>	ST3		0	Q	0	0	1	1	0	1	1	0	0	1	1	1	1	1
1137	<i>II</i>	ST2	Rm != 11111	0	Q	0	0	1	1	0	1	1	0	1			Rm		
1138	<i>II</i>	ST4	Rm != 11111	0	Q	0	0	1	1	0	1	1	0	1			Rm		
1139	<i>II</i>	ST2	Rm != 11111	0	Q	0	0	1	1	0	1	1	0	1			Rm		
1140	<i>II</i>	ST4	Rm != 11111	0	Q	0	0	1	1	0	1	1	0	1			Rm		
1141	<i>II</i>	ST2	Rm != 11111	0	Q	0	0	1	1	0	1	1	0	1			Rm		
1142	<i>II</i>	ST2	Rm != 11111	0	Q	0	0	1	1	0	1	1	0	1			Rm		
1143	<i>II</i>	ST4	Rm != 11111	0	Q	0	0	1	1	0	1	1	0	1			Rm		
1144	<i>II</i>	ST4	Rm != 11111	0	Q	0	0	1	1	0	1	1	0	1			Rm		
1145	<i>II</i>	ST2		0	Q	0	0	1	1	0	1	1	0	1	1	1	1	1	1
1146	<i>II</i>	ST4		0	Q	0	0	1	1	0	1	1	0	1	1	1	1	1	1
1147	<i>II</i>	ST2		0	Q	0	0	1	1	0	1	1	0	1	1	1	1	1	1
1148	<i>II</i>	ST4		0	Q	0	0	1	1	0	1	1	0	1	1	1	1	1	1
1149	<i>II</i>	ST2		0	Q	0	0	1	1	0	1	1	0	1	1	1	1	1	1
1150	<i>II</i>	ST2		0	Q	0	0	1	1	0	1	1	0	1	1	1	1	1	1
1151	<i>II</i>	ST4		0	Q	0	0	1	1	0	1	1	0	1	1	1	1	1	1
1152	<i>II</i>	ST4		0	Q	0	0	1	1	0	1	1	0	1	1	1	1	1	1
1153	<i>II</i>	LD1	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	0			Rm		
1154	<i>II</i>	LD3	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	0			Rm		
1155	<i>II</i>	LD1	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	0			Rm		
1156	<i>II</i>	LD3	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	0			Rm		
1157	<i>II</i>	LD1	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	0			Rm		
1158	<i>II</i>	LD1	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	0			Rm		
1159	<i>II</i>	LD3	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	0			Rm		
1160	<i>II</i>	LD3	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	0			Rm		
1161	<i>II</i>	LD1R	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	0			Rm		
1162	<i>II</i>	LD3R	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	0			Rm		
1163	<i>II</i>	LD1		0	Q	0	0	1	1	0	1	1	1	0	1	1	1	1	1
1164	<i>II</i>	LD3		0	Q	0	0	1	1	0	1	1	1	0	1	1	1	1	1

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
1165	<i>II</i>	LD1		0	Q	0	0	1	1	0	1	1	1	0	1	1	1	1	1
1166	<i>II</i>	LD3		0	Q	0	0	1	1	0	1	1	1	0	1	1	1	1	1
1167	<i>II</i>	LD1		0	Q	0	0	1	1	0	1	1	1	0	1	1	1	1	1
1168	<i>II</i>	LD1		0	Q	0	0	1	1	0	1	1	1	0	1	1	1	1	1
1169	<i>II</i>	LD3		0	Q	0	0	1	1	0	1	1	1	0	1	1	1	1	1
1170	<i>II</i>	LD3		0	Q	0	0	1	1	0	1	1	1	0	1	1	1	1	1
1171	<i>II</i>	LD1R		0	Q	0	0	1	1	0	1	1	1	0	1	1	1	1	1
1172	<i>II</i>	LD3R		0	Q	0	0	1	1	0	1	1	1	0	1	1	1	1	1
1173	<i>II</i>	LD2	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	1			Rm		
1174	<i>II</i>	LD4	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	1			Rm		
1175	<i>II</i>	LD2	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	1			Rm		
1176	<i>II</i>	LD4	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	1			Rm		
1177	<i>II</i>	LD2	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	1			Rm		
1178	<i>II</i>	LD2	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	1			Rm		
1179	<i>II</i>	LD4	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	1			Rm		
1180	<i>II</i>	LD4	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	1			Rm		
1181	<i>II</i>	LD2R	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	1			Rm		
1182	<i>II</i>	LD4R	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	1			Rm		
1183	<i>II</i>	LD2		0	Q	0	0	1	1	0	1	1	1	1	1	1	1	1	1
1184	<i>II</i>	LD4		0	Q	0	0	1	1	0	1	1	1	1	1	1	1	1	1
1185	<i>II</i>	LD2		0	Q	0	0	1	1	0	1	1	1	1	1	1	1	1	1
1186	<i>II</i>	LD4		0	Q	0	0	1	1	0	1	1	1	1	1	1	1	1	1
1187	<i>II</i>	LD2		0	Q	0	0	1	1	0	1	1	1	1	1	1	1	1	1
1188	<i>II</i>	LD2		0	Q	0	0	1	1	0	1	1	1	1	1	1	1	1	1
1189	<i>II</i>	LD4		0	Q	0	0	1	1	0	1	1	1	1	1	1	1	1	1
1190	<i>II</i>	LD4		0	Q	0	0	1	1	0	1	1	1	1	1	1	1	1	1
1191	<i>II</i>	LD2R		0	Q	0	0	1	1	0	1	1	1	1	1	1	1	1	1
1192	<i>II</i>	LD4R		0	Q	0	0	1	1	0	1	1	1	1	1	1	1	1	1

1	in_use Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary
2	UNALLOCATED																	
3	BAD	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
4	Branch, exception gener	٢																
5	Compare _ Branch (imme	į	mm1	9											Rt			
6	CBZ	i	mm1	9											Rt			0x34000000
7	CBNZ	i	mm1	9											Rt			0x35000000
8	CBZ	i	mm1	9											Rt			0xB4000000
9	CBNZ	i	mm1	9											Rt			0xB5000000
10	Test & branch (immediate	е			imn	n14									Rt			
11	TBZ				imn	า14									Rt			0x36000000
12	TBNZ				imn	า14									Rt			0x37000000
13	Conditional branch (imm	εi	mm1	9									-		CO	nd		
14	B_cond	i	mm1	9									0		co	nd		0x54000000
15	Exception generation			imn	n16								-	-	-	-	-	
16	SVC			imn	n16								0	0	0	0	1	0xD4000001
17	HVC			imn	n16								0	0	0	1	0	0xD4000002
18	SMC			imn	n16								0	0	0	1	1	0xD4000003
19	BRK			imn	n16								0	0	0	0	0	0xD4200000
20	HLT			imn	n16								0	0	0	0	0	0xD4400000
21	DCPS1			imn	n16								0	0	0	0	1	0xD4A00001
22	DCPS2			imn	n16								0	0	0	1	0	0xD4A00002
23	DCPS3			imn	n16								0	0	0	1	1	0xD4A00003
24	System		CI	Rn			CF				op2				Rt			
25	MSR	0	1	0	0		CR	_m			op2		1	1	1	1	1	0xD500401F
26	HINT	0	0	1	0		CR	_			op2		1	1	1	1	1	0xD503201F
27	CLREX	0	0	1	1		CR			0	1	0	1	1	1	1	1	0xD503305F
28	DSB	0	0	1	1		CR	_		1	0	0	1	1	1	1	1	0xD503309F
29	DMB	0	0	1	1		CR	_		1	0	1	1	1	1	1	1	0xD50330BF
30	ISB	0	0	1	1		CR	_		1	1	0	1	1	1	1	1	0xD50330DF
31	SYS		CR	_			CR	_			op2				Rt			0xD5080000
32	MSR		CR	_			CR	_			op2				Rt			0xD5100000
33	SYSL		CR	_n			CR	_			op2				Rt			0xD5280000
34	MRS		CR	_n			CR	_m			op2				Rt			0xD5300000
35	Unconditional branch (re	Ć		op	3					Rn					op4			
36	BR	0	0	0	0	0	0			Rn			0	0	0	0	0	0xD61F0000
37	BLR	0	0	0	0	0	0			Rn			0	0	0	0	0	0xD63F0000
38	RET	0	0	0	0	0	0			Rn			0	0	0	0	0	0xD65F0000
39	ERET	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0xD69F03E0

DRPS	1	in_use	Opcode	15			3 12		10	9	8	7	6	5	4	3	2	1	0	Binary
B	40		DRPS	•	0			0	0	1	1	1	1	1	0	0	0	0	0	0xD6BF03E0
BL	41	U	nconditional branch (im																	
Load/store exclusive Rt2	42																			
No. No.	43		BL			im	m26													0x94000000
46 STXRB 0 Ri2 Rn Rt 0x08000000 47 STLXRB 1 Ri2 Rn Rt 0x08000000 48 LDXRB 0 Ri2 Rn Rt 0x08000000 48 LDXRB 0 Ri2 Rn Rt 0x08400000 49 LDAXRB 1 Ri2 Rn Rt 0x08400000 50 STLRB 1 Ri2 Rn Rt 0x08408000 51 LDAXRB 1 Ri2 Rn Rt 0x08808000 51 LDARB 1 Ri2 Rn Rt 0x08808000 51 LDARB 1 Ri2 Rn Rt 0x0800000 52 STXRH 0 Ri2 Rn Rt 0x4800000 53 STLXRH 1 Ri2 Rn Rt 0x48000000 53 STLXRH 1 Ri2 Rn Rt 0x4800000 54 LDXRH 0 Ri2 Rn Rt 0x4800000 55 LDAXRH 1 Ri2 Rn Rt 0x4800000 56 STLRH 1 Ri2 Rn Rt 0x4800000 57 LDARRH 1 Ri2 Rn Rt 0x4800000 58 STXR 0 Ri2 Rn Rt 0x4800000 60 STXP 0 Ri2 Rn Rt 0x800000 60 STXP 0 Ri2 Rn Rt 0x800000 60 STXP 1 Ri2 Rn Rt 0x800000 60 STXP 1 Ri2 Rn Rt 0x8000000 60 STXP 1 Ri2 Rn Rt 0x8000000 60 STXP 1 Ri2 Rn Rt 0x8800000 60 STXR 1 Ri2 Rn Rt 0x88000000 60 STXR 1 Ri2 Rn Rt 0x880000000 60 STXR 1 Ri2 Rn Rt 0x880000000000000000000000000000000000	44	Load	ds and stores																	
STLXRB	45	Le	oad/store exclusive	-			Rt2					Rn					Rt			
LDXRB	46		STXRB	0			Rt2					Rn					Rt			0x08000000
LDAXRB	47		STLXRB	1			Rt2					Rn					Rt			0x08008000
50 STLRB 1 Rt2 Rn Rt 0x08808000 51 LDARB 1 Rt2 Rn Rt 0x08C08000 52 STXRH 0 Rt2 Rn Rt 0x4800000 53 STLXRH 1 Rt2 Rn Rt 0x48400000 54 LDXRH 0 Rt2 Rn Rt 0x4840000 55 LDAXRH 1 Rt2 Rn Rt 0x48408000 56 STLRH 1 Rt2 Rn Rt 0x48608000 57 LDARH 1 Rt2 Rn Rt 0x48608000 58 STXR 0 Rt2 Rn Rt 0x88000000 59 STLXR 1 Rt2 Rn Rt 0x88000000 60 STXP 0 Rt2 Rn Rt 0x88200000 61 STLXP 1 Rt2 Rn Rt 0x88200000 <t< td=""><td>48</td><td></td><td>LDXRB</td><td>0</td><td></td><td></td><td>Rt2</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>Rt</td><td></td><td></td><td>0x08400000</td></t<>	48		LDXRB	0			Rt2										Rt			0x08400000
51 LDARB 1 Rt2 Rn Rt 0x08C08000 52 STXRH 0 Rt2 Rn Rt 0x48000000 53 STLXRH 1 Rt2 Rn Rt 0x4800000 54 LDXRH 0 Rt2 Rn Rt 0x4840000 55 LDAXRH 1 Rt2 Rn Rt 0x4840800 56 STLRH 1 Rt2 Rn Rt 0x4840800 56 STLRH 1 Rt2 Rn Rt 0x48208000 57 LDARH 1 Rt2 Rn Rt 0x48208000 58 STXR 0 Rt2 Rn Rt 0x48208000 59 STLXR 1 Rt2 Rn Rt 0x48208000 60 STXP 0 Rt2 Rn Rt 0x88208000 61 STLXP 1 Rt2 Rn Rt 0x88208000	49		LDAXRB	1			Rt2					Rn					Rt			0x08408000
52 STXRH 0 Rt2 Rn Rt 0x4800000 53 STLXRH 1 Rt2 Rn Rt 0x4800800 54 LDXRH 0 Rt2 Rn Rt 0x48400000 55 LDAXRH 1 Rt2 Rn Rt 0x4840800 56 STLRH 1 Rt2 Rn Rt 0x4860800 57 LDARH 1 Rt2 Rn Rt 0x4860800 58 STXR 0 Rt2 Rn Rt 0x4800000 58 STXR 1 Rt2 Rn Rt 0x4800800 59 STLXR 1 Rt2 Rn Rt 0x8800800 60 STXP 0 Rt2 Rn Rt 0x8820000 61 STLXP 1 Rt2 Rn Rt 0x8820000 62 LDXR 0 Rt2 Rn Rt 0x8840000	50		STLRB	1			Rt2										Rt			
53 STLXRH 1 Rt2 Rn Rt 0x48008000 54 LDXRH 0 Rt2 Rn Rt 0x4840000 55 LDAXRH 1 Rt2 Rn Rt 0x48408000 56 STLRH 1 Rt2 Rn Rt 0x48808000 57 LDARH 1 Rt2 Rn Rt 0x4800000 58 STXR 0 Rt2 Rn Rt 0x8800000 59 STLXR 1 Rt2 Rn Rt 0x8800800 60 STXP 0 Rt2 Rn Rt 0x8800800 61 STLXP 1 Rt2 Rn Rt 0x8820800 62 LDXR 0 Rt2 Rn Rt 0x8840000 63 LDAXR 1 Rt2 Rn Rt 0x8840000 64 LDXP 0 Rt2 Rn Rt 0x8860000	51		LDARB	1			Rt2										Rt			
54 LDXRH 0 Rt2 Rn Rt 0x48400000 55 LDAXRH 1 Rt2 Rn Rt 0x48408000 56 STLRH 1 Rt2 Rn Rt 0x48608000 57 LDARH 1 Rt2 Rn Rt 0x48C08000 58 STXR 0 Rt2 Rn Rt 0x88000000 59 STLXR 1 Rt2 Rn Rt 0x88000000 60 STXP 0 Rt2 Rn Rt 0x8800000 61 STLXP 1 Rt2 Rn Rt 0x8820000 61 STLXP 1 Rt2 Rn Rt 0x8820000 62 LDXR 0 Rt2 Rn Rt 0x8840000 63 LDAXR 1 Rt2 Rn Rt 0x8860000 64 LDXP 0 Rt2 Rn Rt 0x8860000	52		STXRH	0			Rt2										Rt			
55 LDAXRH 1 Rt2 Rn Rt 0x48408000 56 STLRH 1 Rt2 Rn Rt 0x48808000 57 LDARH 1 Rt2 Rn Rt 0x48C08000 58 STXR 0 Rt2 Rn Rt 0x88008000 59 STLXR 1 Rt2 Rn Rt 0x88008000 60 STXP 0 Rt2 Rn Rt 0x88200000 61 STLXP 1 Rt2 Rn Rt 0x88208000 62 LDXR 0 Rt2 Rn Rt 0x88208000 63 LDAXR 1 Rt2 Rn Rt 0x88408000 64 LDXP 0 Rt2 Rn Rt 0x88608000 65 LDAXP 1 Rt2 Rn Rt 0x88608000 66 STLR 1 Rt2 Rn Rt 0x88080000	53		STLXRH	1			Rt2					Rn					Rt			0x48008000
56 STLRH 1 Rt2 Rn Rt 0x48808000 57 LDARH 1 Rt2 Rn Rt 0x48C08000 58 STXR 0 Rt2 Rn Rt 0x88000000 59 STLXR 1 Rt2 Rn Rt 0x88200000 60 STXP 0 Rt2 Rn Rt 0x88200000 61 STLXP 1 Rt2 Rn Rt 0x88208000 62 LDXR 0 Rt2 Rn Rt 0x8840000 63 LDAXR 1 Rt2 Rn Rt 0x8840800 64 LDXP 0 Rt2 Rn Rt 0x88608000 65 LDAXP 1 Rt2 Rn Rt 0x88608000 66 STLR 1 Rt2 Rn Rt 0x88080000 67 LDAR 1 Rt2 Rn Rt 0xC8000000	54		LDXRH	0			Rt2										Rt			
57 LDARH 1 Rt2 Rn Rt 0x48C08000 58 STXR 0 Rt2 Rn Rt 0x8800000 59 STLXR 1 Rt2 Rn Rt 0x8800800 60 STXP 0 Rt2 Rn Rt 0x8820000 61 STLXP 1 Rt2 Rn Rt 0x8820800 61 STLXP 1 Rt2 Rn Rt 0x8820800 62 LDXR 0 Rt2 Rn Rt 0x8840800 63 LDAXR 1 Rt2 Rn Rt 0x8840800 64 LDXP 0 Rt2 Rn Rt 0x8860800 65 LDAXP 1 Rt2 Rn Rt 0x8860800 66 STLR 1 Rt2 Rn Rt 0x88080800 67 LDAR 1 Rt2 Rn Rt 0x88080800 <t< td=""><td>55</td><td></td><td>LDAXRH</td><td>1</td><td></td><td></td><td>Rt2</td><td></td><td></td><td></td><td></td><td>Rn</td><td></td><td></td><td></td><td></td><td>Rt</td><td></td><td></td><td>0x48408000</td></t<>	55		LDAXRH	1			Rt2					Rn					Rt			0x48408000
58 STXR 0 Rt2 Rn Rt 0x88000000 59 STLXR 1 Rt2 Rn Rt 0x88008000 60 STXP 0 Rt2 Rn Rt 0x88200000 61 STLXP 1 Rt2 Rn Rt 0x88208000 62 LDXR 0 Rt2 Rn Rt 0x88400000 63 LDAXR 1 Rt2 Rn Rt 0x88408000 64 LDXP 0 Rt2 Rn Rt 0x88608000 65 LDAXP 1 Rt2 Rn Rt 0x88608000 66 STLR 1 Rt2 Rn Rt 0x88008000 67 LDAR 1 Rt2 Rn Rt 0x88008000 68 STXR 0 Rt2 Rn Rt 0x68000000 69 STLXR 1 Rt2 Rn Rt 0x68000000	56			1			Rt2										Rt			
59 STLXR 1 Rt2 Rn Rt 0x88008000 60 STXP 0 Rt2 Rn Rt 0x88200000 61 STLXP 1 Rt2 Rn Rt 0x88208000 62 LDXR 0 Rt2 Rn Rt 0x8840000 63 LDAXR 1 Rt2 Rn Rt 0x88408000 64 LDXP 0 Rt2 Rn Rt 0x88600000 65 LDAXP 1 Rt2 Rn Rt 0x88608000 66 STLR 1 Rt2 Rn Rt 0x88008000 67 LDAR 1 Rt2 Rn Rt 0x88008000 68 STXR 0 Rt2 Rn Rt 0xC8000000 69 STLXR 1 Rt2 Rn Rt 0xC8000000 70 STXP 0 Rt2 Rn Rt 0xC8208000	57		LDARH	1			Rt2					Rn					Rt			0x48C08000
60 STXP 0 Rt2 Rn Rt 0x88200000 61 STLXP 1 Rt2 Rn Rt 0x88208000 62 LDXR 0 Rt2 Rn Rt 0x8840000 63 LDAXR 1 Rt2 Rn Rt 0x8840800 64 LDXP 0 Rt2 Rn Rt 0x8860000 65 LDAXP 1 Rt2 Rn Rt 0x88608000 66 STLR 1 Rt2 Rn Rt 0x8800800 67 LDAR 1 Rt2 Rn Rt 0x88008000 68 STXR 0 Rt2 Rn Rt 0xC8000000 69 STLXR 1 Rt2 Rn Rt 0xC8008000 70 STXP 0 Rt2 Rn Rt 0xC8208000 71 STLXP 1 Rt2 Rn Rt 0xC8208000	58		STXR	0			Rt2										Rt			0x88000000
61 STLXP 1 Rt2 Rn Rt 0x88208000 62 LDXR 0 Rt2 Rn Rt 0x8840000 63 LDAXR 1 Rt2 Rn Rt 0x88408000 64 LDXP 0 Rt2 Rn Rt 0x88600000 65 LDAXP 1 Rt2 Rn Rt 0x88608000 66 STLR 1 Rt2 Rn Rt 0x88808000 67 LDAR 1 Rt2 Rn Rt 0x88008000 68 STXR 0 Rt2 Rn Rt 0x88000000 69 STLXR 1 Rt2 Rn Rt 0xC8000000 70 STXP 0 Rt2 Rn Rt 0xC8200000 71 STLXP 1 Rt2 Rn Rt 0xC8208000 72 LDXR 0 Rt2 Rn Rt 0xC8400000	59		STLXR	1			Rt2					Rn					Rt			0x88008000
62 LDXR 0 Rt2 Rn Rt 0x88400000 63 LDAXR 1 Rt2 Rn Rt 0x88408000 64 LDXP 0 Rt2 Rn Rt 0x88600000 65 LDAXP 1 Rt2 Rn Rt 0x88608000 66 STLR 1 Rt2 Rn Rt 0x88008000 67 LDAR 1 Rt2 Rn Rt 0x88008000 68 STXR 0 Rt2 Rn Rt 0xC80000000 69 STLXR 1 Rt2 Rn Rt 0xC80008000 70 STXP 0 Rt2 Rn Rt 0xC8208000 71 STLXP 1 Rt2 Rn Rt 0xC8208000 72 LDXR 0 Rt2 Rn Rt 0xC8400000 74 LDXP 0 Rt2 Rn Rt 0xC8600000	60		STXP	0			Rt2					Rn					Rt			0x88200000
63 LDAXR 1 Rt2 Rn Rt 0x88408000 64 LDXP 0 Rt2 Rn Rt 0x88600000 65 LDAXP 1 Rt2 Rn Rt 0x88608000 66 STLR 1 Rt2 Rn Rt 0x88C08000 67 LDAR 1 Rt2 Rn Rt 0x88C08000 68 STXR 0 Rt2 Rn Rt 0xC8000000 69 STLXR 1 Rt2 Rn Rt 0xC8008000 70 STXP 0 Rt2 Rn Rt 0xC8200000 71 STLXP 1 Rt2 Rn Rt 0xC8208000 72 LDXR 0 Rt2 Rn Rt 0xC8400000 73 LDAXR 1 Rt2 Rn Rt 0xC8408000 74 LDXP 0 Rt2 Rn Rt 0xC8608000	61		STLXP	1			Rt2										Rt			
64 LDXP 0 Rt2 Rn Rt 0x88600000 65 LDAXP 1 Rt2 Rn Rt 0x88608000 66 STLR 1 Rt2 Rn Rt 0x88608000 67 LDAR 1 Rt2 Rn Rt 0x88C08000 68 STXR 0 Rt2 Rn Rt 0xC8000000 69 STLXR 1 Rt2 Rn Rt 0xC8008000 70 STXP 0 Rt2 Rn Rt 0xC8208000 71 STLXP 1 Rt2 Rn Rt 0xC8208000 72 LDXR 0 Rt2 Rn Rt 0xC8408000 73 LDAXR 1 Rt2 Rn Rt 0xC8408000 74 LDXP 0 Rt2 Rn Rt 0xC8608000 75 LDAXP 1 Rt2 Rn Rt 0xC8608000	62		LDXR	0			Rt2					Rn					Rt			0x88400000
65 LDAXP 1 Rt2 Rn Rt 0x88608000 66 STLR 1 Rt2 Rn Rt 0x88808000 67 LDAR 1 Rt2 Rn Rt 0x88C08000 68 STXR 0 Rt2 Rn Rt 0xC8000000 69 STLXR 1 Rt2 Rn Rt 0xC8008000 70 STXP 0 Rt2 Rn Rt 0xC8200000 71 STLXP 1 Rt2 Rn Rt 0xC8208000 72 LDXR 0 Rt2 Rn Rt 0xC8400000 73 LDAXR 1 Rt2 Rn Rt 0xC8408000 74 LDXP 0 Rt2 Rn Rt 0xC8600000 75 LDAXP 1 Rt2 Rn Rt 0xC8608000 76 STLR 1 Rt2 Rn Rt 0xC8808000	63		LDAXR	1			Rt2					Rn					Rt			0x88408000
66 STLR 1 Rt2 Rn Rt 0x88808000 67 LDAR 1 Rt2 Rn Rt 0x88C08000 68 STXR 0 Rt2 Rn Rt 0xC8000000 69 STLXR 1 Rt2 Rn Rt 0xC8008000 70 STXP 0 Rt2 Rn Rt 0xC8200000 71 STLXP 1 Rt2 Rn Rt 0xC8208000 72 LDXR 0 Rt2 Rn Rt 0xC8400000 73 LDAXR 1 Rt2 Rn Rt 0xC8408000 74 LDXP 0 Rt2 Rn Rt 0xC8600000 75 LDAXP 1 Rt2 Rn Rt 0xC8608000 76 STLR 1 Rt2 Rn Rt 0xC8808000	64		LDXP	0			Rt2					Rn					Rt			0x88600000
67 LDAR 1 Rt2 Rn Rt 0x88C08000 68 STXR 0 Rt2 Rn Rt 0xC8000000 69 STLXR 1 Rt2 Rn Rt 0xC8008000 70 STXP 0 Rt2 Rn Rt 0xC8200000 71 STLXP 1 Rt2 Rn Rt 0xC8208000 72 LDXR 0 Rt2 Rn Rt 0xC8400000 73 LDAXR 1 Rt2 Rn Rt 0xC8408000 74 LDXP 0 Rt2 Rn Rt 0xC8600000 75 LDAXP 1 Rt2 Rn Rt 0xC8608000 76 STLR 1 Rt2 Rn Rt 0xC8808000	65		LDAXP	1			Rt2										Rt			0x88608000
68 STXR 0 Rt2 Rn Rt 0xC8000000 69 STLXR 1 Rt2 Rn Rt 0xC8008000 70 STXP 0 Rt2 Rn Rt 0xC8200000 71 STLXP 1 Rt2 Rn Rt 0xC8208000 72 LDXR 0 Rt2 Rn Rt 0xC8400000 73 LDAXR 1 Rt2 Rn Rt 0xC8408000 74 LDXP 0 Rt2 Rn Rt 0xC8600000 75 LDAXP 1 Rt2 Rn Rt 0xC8608000 76 STLR 1 Rt2 Rn Rt 0xC8808000	66		STLR	1			Rt2										Rt			
69 STLXR 1 Rt2 Rn Rt 0xC8008000 70 STXP 0 Rt2 Rn Rt 0xC8200000 71 STLXP 1 Rt2 Rn Rt 0xC8208000 72 LDXR 0 Rt2 Rn Rt 0xC8400000 73 LDAXR 1 Rt2 Rn Rt 0xC8408000 74 LDXP 0 Rt2 Rn Rt 0xC8600000 75 LDAXP 1 Rt2 Rn Rt 0xC8608000 76 STLR 1 Rt2 Rn Rt 0xC8808000	67			1																
70 STXP 0 Rt2 Rn Rt 0xC8200000 71 STLXP 1 Rt2 Rn Rt 0xC8208000 72 LDXR 0 Rt2 Rn Rt 0xC8400000 73 LDAXR 1 Rt2 Rn Rt 0xC8408000 74 LDXP 0 Rt2 Rn Rt 0xC8600000 75 LDAXP 1 Rt2 Rn Rt 0xC8608000 76 STLR 1 Rt2 Rn Rt 0xC8808000	68		STXR	0			Rt2										Rt			
71 STLXP 1 Rt2 Rn Rt 0xC8208000 72 LDXR 0 Rt2 Rn Rt 0xC8400000 73 LDAXR 1 Rt2 Rn Rt 0xC8408000 74 LDXP 0 Rt2 Rn Rt 0xC8600000 75 LDAXP 1 Rt2 Rn Rt 0xC8608000 76 STLR 1 Rt2 Rn Rt 0xC8808000	69		STLXR	1			Rt2										Rt			0xC8008000
72 LDXR 0 Rt2 Rn Rt 0xC8400000 73 LDAXR 1 Rt2 Rn Rt 0xC8408000 74 LDXP 0 Rt2 Rn Rt 0xC8600000 75 LDAXP 1 Rt2 Rn Rt 0xC8608000 76 STLR 1 Rt2 Rn Rt 0xC8808000	70		STXP	0			Rt2										Rt			
73 LDAXR 1 Rt2 Rn Rt 0xC8408000 74 LDXP 0 Rt2 Rn Rt 0xC8600000 75 LDAXP 1 Rt2 Rn Rt 0xC8608000 76 STLR 1 Rt2 Rn Rt 0xC8808000	71		STLXP	1																
74 LDXP 0 Rt2 Rn Rt 0xC8600000 75 LDAXP 1 Rt2 Rn Rt 0xC8608000 76 STLR 1 Rt2 Rn Rt 0xC8808000	72		LDXR	0			Rt2										Rt			
75 LDAXP 1 Rt2 Rn Rt 0xC8608000 76 STLR 1 Rt2 Rn Rt 0xC8808000	73		LDAXR	1			Rt2										Rt			
76 STLR 1 Rt2 Rn Rt 0xC8808000	74		LDXP	0			Rt2					Rn					Rt			0xC8600000
	75		LDAXP	1			Rt2										Rt			
77 LDAR 1 Rt2 Rn Rt 0xC8C08000	76		STLR	1			Rt2					Rn					Rt			
	77		LDAR	1			Rt2					Rn					Rt			0xC8C08000

Total Continue	1	in_use	Opcode	15 14 13	12 11	10	9	8	7	6	5	4	3	2	1	0	Binary
### BO	78		Load register (literal)	imm19										Rt			
BO	79		LDR	imm19										Rt			0x18000000
81 LDR imm19 Rt 0x58000000 82 LDR imm19 Rt 0x56000000 83 LDRSW imm19 Rt 0x98000000 84 LDR imm19 Rt 0x98000000 85 PRFM imm19 Rt 0x08000000 86 Load/store no-allocate pa Rt2 Rn Rt 0x28000000 88 LDNP Rt2 Rn Rt 0x28000000 90 LDNP Rt2 Rn Rt 0x26000000 90 LDNP Rt2 Rn Rt 0x2C400000 91 STNP Rt2 Rn Rt 0x2C400000 91 STNP Rt2 Rn Rt 0x6C000000 92 LDNP Rt2 Rn Rt 0x6C400000 93 STNP Rt2 Rn Rt 0x6C400000 94 LDNP Rt2 Rn Rt 0xA8000000			LDR	imm19										Rt			0x1C000000
B2			LDR	imm19													0x58000000
B3	82		LDR	imm19										Rt			0x5C000000
84 LDR imm19 Rt 0x9C000000 85 PRFM imm19 Rt 0xD8000000 86 Load/store no-allocate pa Rt2 Rn Rt 87 STNP Rt2 Rn Rt 0x28000000 88 LDNP Rt2 Rn Rt 0x28400000 90 LDNP Rt2 Rn Rt 0x2C400000 91 STNP Rt2 Rn Rt 0x2C400000 92 LDNP Rt2 Rn Rt 0x6C400000 93 STNP Rt2 Rn Rt 0x6C400000 94 LDNP Rt2 Rn Rt 0xA6C400000 95 STNP Rt2 Rn Rt 0xAC400000 96 LDNP Rt2 Rn Rt 0xAC400000 97 Load/store register pair (r Rt2 Rn Rt 0x28800000 99 LDP Rt2 Rn Rt				imm19													0x98000000
85 PRFM imm19 Rt 0xD8000000 86 Load/store no-allocate pa Rt2 Rn Rt 87 STNP Rt2 Rn Rt 0x28000000 88 LDNP Rt2 Rn Rt 0x28400000 89 STNP Rt2 Rn Rt 0x2C400000 90 LDNP Rt2 Rn Rt 0x2C400000 91 STNP Rt2 Rn Rt 0x2C400000 92 LDNP Rt2 Rn Rt 0x6C000000 93 STNP Rt2 Rn Rt 0x6C400000 94 LDNP Rt2 Rn Rt 0xA600000 95 STNP Rt2 Rn Rt 0xAC000000 96 LDNP Rt2 Rn Rt 0xAC000000 97 Load/store register pair (r Rt2 Rn Rt 98 STP Rt2 Rn Rt				imm19													0x9C000000
Rt				imm19													0xD8000000
87 STNP Rt2 Rn Rt 0x28000000 88 LDNP Rt2 Rn Rt 0x28400000 89 STNP Rt2 Rn Rt 0x2C000000 90 LDNP Rt2 Rn Rt 0x2C400000 91 STNP Rt2 Rn Rt 0x6C000000 92 LDNP Rt2 Rn Rt 0x6C400000 93 STNP Rt2 Rn Rt 0x6C400000 94 LDNP Rt2 Rn Rt 0xA800000 95 STNP Rt2 Rn Rt 0xA600000 96 LDNP Rt2 Rn Rt 0xAC400000 97 Load/store register pair (r Rt2 Rn Rt 0xAC400000 99 LDP Rt2 Rn Rt 0x28800000 100 STP Rt2 Rn Rt 0x22800000 101 LDP Rt2					Rt2				Rn								
88 LDNP Rt2 Rn Rt 0x28400000 89 STNP Rt2 Rn Rt 0x2C000000 90 LDNP Rt2 Rn Rt 0x2C400000 91 STNP Rt2 Rn Rt 0x6C400000 92 LDNP Rt2 Rn Rt 0x6C400000 93 STNP Rt2 Rn Rt 0xA8000000 94 LDNP Rt2 Rn Rt 0xA8400000 95 STNP Rt2 Rn Rt 0xA6400000 96 LDNP Rt2 Rn Rt 0xAC400000 97 Load/store register pair (r Rt2 Rn Rt 0xAC400000 99 LDP Rt2 Rn Rt 0x28800000 100 STP Rt2 Rn Rt 0x28800000 101 LDP Rt2 Rn Rt 0x28000000 102 LDPSW Rt2 <td></td> <td></td> <td>•</td> <td>ı</td> <td></td> <td>0x28000000</td>			•	ı													0x28000000
## STNP																	
DNP																	
91 STNP Rt2 Rn Rt 0x6C000000 92 LDNP Rt2 Rn Rt 0x6C400000 93 STNP Rt2 Rn Rt 0xA8000000 94 LDNP Rt2 Rn Rt 0xA8400000 95 STNP Rt2 Rn Rt 0xAC000000 96 LDNP Rt2 Rn Rt 0xAC400000 97 Load/store register pair (; Rt2 Rn Rt 0x28800000 99 LDP Rt2 Rn Rt 0x28800000 100 STP Rt2 Rn Rt 0x28800000 101 LDP Rt2 Rn Rt 0x28800000 101 LDP Rt2 Rn Rt 0x28800000 102 LDPSW Rt2 Rn Rt 0x2C800000 103 STP Rt2 Rn Rt 0x6C00000 104 LDP Rt2 Rn Rt 0x6C00000 105 STP Rt2 Rn Rt 0x6C00000 106 STP Rt2 Rn Rt 0x6C00000 107 STP Rt2 Rn Rt 0x6C00000 108 STP Rt2 Rn Rt 0x6C00000 109 LOPP Rt2 Rn Rt 0x6C00000 100 STP Rt2 Rn Rt 0x6C00000 100 LDP Rt2 Rn Rt 0xA8800000 100 LDP Rt2 Rn Rt 0xA8800000 100 LDP Rt2 Rn Rt 0xA8800000 100 LOAd/store register pair (c Rt2 Rn Rt 0x29000000 101 STP Rt2 Rn Rt 0xA8000000 102 Rt2 Rn Rt 0x4C000000 103 STP Rt2 Rn Rt 0xA8000000 104 LDP Rt2 Rn Rt 0xA8000000 105 STP Rt2 Rn Rt 0xA800000000000000000000000000000000000																	
STNP																	
93 STNP Rt2 Rn Rt 0xA8000000 94 LDNP Rt2 Rn Rt 0xA8400000 95 STNP Rt2 Rn Rt 0xAC000000 96 LDNP Rt2 Rn Rt 0xAC400000 97 Load/store register pair (r Rt2 Rn Rt 98 STP Rt2 Rn Rt 0x28800000 99 LDP Rt2 Rn Rt 0x28800000 100 STP Rt2 Rn Rt 0x28C00000 101 LDP Rt2 Rn Rt 0x28C00000 102 LDPSW Rt2 Rn Rt 0x2CC00000 103 STP Rt2 Rn Rt 0x6CC00000 104 LDP Rt2 Rn Rt 0x6CC00000 105 STP Rt2 Rn Rt 0x6RC00000 106 STP Rt2 Rn Rt 0x6RC00000 107 STP Rt2 Rn Rt 0x6RC00000 108 LDP Rt2 Rn Rt 0x6CC00000 109 Load/store register pair (r Rt2 Rn Rt 0x6CC00000 109 Load/store register pair (r Rt2 Rn Rt 0x6CC00000 109 Load/store register pair (r Rt2 Rn Rt 0x6CC00000 111 LDP Rt2 Rn Rt 0xACC00000																	
94 LDNP Rt2 Rn Rt 0xA8400000 95 STNP Rt2 Rn Rt 0xAC4000000 96 LDNP Rt2 Rn Rt 0xAC400000 97 Load/store register pair (r Rt2 Rn Rt 98 STP Rt2 Rn Rt 0x28800000 99 LDP Rt2 Rn Rt 0x28000000 100 STP Rt2 Rn Rt 0x28C000000 101 LDP Rt2 Rn Rt 0x2000000 102 LDPSW Rt2 Rn Rt 0x68C00000 103 STP Rt2 Rn Rt 0x68C00000 104 LDP Rt2 Rn Rt 0x68C00000 105 STP Rt2 Rn Rt 0x68C00000 106 LDP Rt2 Rn Rt 0x68C00000 107 STP Rt2 Rn Rt 0x6C000000 108 LDP Rt2 Rn Rt 0x6C00000 109 Load/store register pair (c Rt2 Rn Rt 0x6C000000 109 Load/store register pair (c Rt2 Rn Rt 0x62900000000000000000000000000000000000																	
95 STNP Rt2 Rn Rt 0xAC000000 96 LDNP Rt2 Rn Rt 0xAC400000 97 Load/store register pair (r Rt2 Rn Rt 98 STP Rt2 Rn Rt 0x28800000 99 LDP Rt2 Rn Rt 0x2800000 100 STP Rt2 Rn Rt 0x2000000 101 LDP Rt2 Rn Rt 0x2C000000 102 LDPSW Rt2 Rn Rt 0x6800000 103 STP Rt2 Rn Rt 0x6800000 104 LDP Rt2 Rn Rt 0x6800000 105 STP Rt2 Rn Rt 0x6800000 106 LDP Rt2 Rn Rt 0x6000000 107 STP Rt2 Rn Rt 0x6000000 108 LDP Rt2 Rn Rt 0x6000000 109 Load/store register pair (r Rt2 Rn Rt Rt 0x600000000000000000000000000000000000	93																
96	94		LDNP		Rt2									Rt			
97 Load/store register pair (r Rt2 Rn Rt 0x28800000 98	95		STNP		Rt2				Rn					Rt			0xAC000000
98 STP Rt2 Rn Rt 0x28800000 99 LDP Rt2 Rn Rt 0x2800000 100 STP Rt2 Rn Rt 0x2C800000 101 LDP Rt2 Rn Rt 0x2CC00000 102 LDPSW Rt2 Rn Rt 0x6C00000 103 STP Rt2 Rn Rt 0x6C800000 104 LDP Rt2 Rn Rt 0x6C00000 105 STP Rt2 Rn Rt 0xA8800000 106 LDP Rt2 Rn Rt 0xAC800000 107 STP Rt2 Rn Rt 0xAC800000 108 LDP Rt2 Rn Rt 0xACC00000 109 Load/store register pair (c Rt2 Rn Rt 0x29000000 111 LDP Rt2 Rn Rt 0x294000000	96		LDNP		Rt2				Rn					Rt			0xAC400000
STP	97			;													
100 STP Rt2 Rn Rt 0x2C800000 101 LDP Rt2 Rn Rt 0x2CC00000 102 LDPSW Rt2 Rn Rt 0x68C00000 103 STP Rt2 Rn Rt 0x6C800000 104 LDP Rt2 Rn Rt 0x6CC00000 105 STP Rt2 Rn Rt 0xA8800000 106 LDP Rt2 Rn Rt 0xA8C00000 107 STP Rt2 Rn Rt 0xAC800000 108 LDP Rt2 Rn Rt 0xACC00000 109 Load/store register pair (c Rt2 Rn Rt Nt 110 STP Rt2 Rn Rt 0x29000000 111 LDP Rt2 Rn Rt 0x29400000	98		STP											Rt			
101 LDP Rt2 Rn Rt 0x2CC00000 102 LDPSW Rt2 Rn Rt 0x68C00000 103 STP Rt2 Rn Rt 0x6C800000 104 LDP Rt2 Rn Rt 0x6CC00000 105 STP Rt2 Rn Rt 0xA8800000 106 LDP Rt2 Rn Rt 0xA8C00000 107 STP Rt2 Rn Rt 0xAC800000 108 LDP Rt2 Rn Rt 0xACC00000 109 Load/store register pair (c Rt2 Rn Rt Nt 110 STP Rt2 Rn Rt 0x29000000 111 LDP Rt2 Rn Rt 0x29400000	99		LDP														
102 LDPSW Rt2 Rn Rt 0x68C00000 103 STP Rt2 Rn Rt 0x6C800000 104 LDP Rt2 Rn Rt 0x6CC00000 105 STP Rt2 Rn Rt 0xA8800000 106 LDP Rt2 Rn Rt 0xA8C00000 107 STP Rt2 Rn Rt 0xAC800000 108 LDP Rt2 Rn Rt 0xACC00000 109 Load/store register pair (c Rt2 Rn Rt 110 STP Rt2 Rn Rt 0x29000000 111 LDP Rt2 Rn Rt 0x29400000	100		STP		Rt2				Rn					Rt			0x2C800000
103 STP Rt2 Rn Rt 0x6C800000 104 LDP Rt2 Rn Rt 0x6CC00000 105 STP Rt2 Rn Rt 0xA8800000 106 LDP Rt2 Rn Rt 0xAC800000 107 STP Rt2 Rn Rt 0xAC800000 108 LDP Rt2 Rn Rt 0xACC00000 109 Load/store register pair (c Rt2 Rn Rt 110 STP Rt2 Rn Rt 0x29000000 111 LDP Rt2 Rn Rt 0x29400000	101		LDP		Rt2				Rn					Rt			0x2CC00000
104 LDP Rt2 Rn Rt 0x6CC00000 105 STP Rt2 Rn Rt 0xA8800000 106 LDP Rt2 Rn Rt 0xA8C00000 107 STP Rt2 Rn Rt 0xAC800000 108 LDP Rt2 Rn Rt 0xACC00000 109 Load/store register pair (c Rt2 Rn Rt 110 STP Rt2 Rn Rt 0x29000000 111 LDP Rt2 Rn Rt 0x29400000	102		LDPSW		Rt2				Rn					Rt			0x68C00000
105 STP Rt2 Rn Rt 0xA8800000 106 LDP Rt2 Rn Rt 0xA8C00000 107 STP Rt2 Rn Rt 0xAC800000 108 LDP Rt2 Rn Rt 0xACC00000 109 Load/store register pair (c Rt2 Rn Rt 110 STP Rt2 Rn Rt 0x29000000 111 LDP Rt2 Rn Rt 0x29400000	103		STP		Rt2				Rn					Rt			0x6C800000
106 LDP Rt2 Rn Rt 0xA8C00000 107 STP Rt2 Rn Rt 0xAC800000 108 LDP Rt2 Rn Rt 0xACC00000 109 Load/store register pair (c Rt2 Rn Rt 110 STP Rt2 Rn Rt 0x29000000 111 LDP Rt2 Rn Rt 0x29400000	104		LDP		Rt2				Rn					Rt			0x6CC00000
107 STP Rt2 Rn Rt 0xAC800000 108 LDP Rt2 Rn Rt 0xACC00000 109 Load/store register pair (c Rt2 Rn Rt 110 STP Rt2 Rn Rt 0x29000000 111 LDP Rt2 Rn Rt 0x29400000	105		STP		Rt2				Rn					Rt			0xA8800000
107 STP Rt2 Rn Rt 0xAC800000 108 LDP Rt2 Rn Rt 0xACC00000 109 Load/store register pair (c Rt2 Rn Rt 110 STP Rt2 Rn Rt 0x29000000 111 LDP Rt2 Rn Rt 0x29400000	106		LDP		Rt2				Rn					Rt			0xA8C00000
108 LDP Rt2 Rn Rt 0xACC00000 109 Load/store register pair (c Rt2 Rn Rt 110 STP Rt2 Rn Rt 0x29000000 111 LDP Rt2 Rn Rt 0x29400000			STP		Rt2				Rn								0xAC800000
109 Load/store register pair (c Rt2 Rn Rt 110 STP Rt2 Rn Rt 0x29000000 111 LDP Rt2 Rn Rt 0x29400000			LDP		Rt2				Rn					Rt			0xACC00000
110 STP Rt2 Rn Rt 0x29000000 111 LDP Rt2 Rn Rt 0x29400000			Load/store register pair (Rt2				Rn								
111 LDP Rt2 Rn Rt 0x29400000			• • • • • • • • • • • • • • • • • • • •		Rt2				Rn					Rt			0x29000000
			LDP		Rt2				Rn								0x29400000
									Rn								0x2D000000

113	1	in_use	Opcode	15	14	13 12	11	10	9	8	7	6	5	4	3	2	1	0	Binary
114			-							_			_	_			-		
115											Rn								0x69400000
116											Rn								0x6D000000
117 STP Rt2 Rn Rt 0xA9000000 118 LDP Rt2 Rn Rt 0xA9400000 120 LDP Rt2 Rn Rt 0xAD400000 120 LDP Rt2 Rn Rt 0xAD400000 121 Load/store register pair (t Rt2 Rn Rt 0xAD400000 122 STP Rt2 Rn Rt 0x29800000 123 LDP Rt2 Rn Rt 0x29800000 124 STP Rt2 Rn Rt 0x29800000 125 LDP Rt2 Rn Rt 0x29800000 126 LDPSW Rt2 Rn Rt 0x2D800000 126 LDPSW Rt2 Rn Rt 0x6D800000 127 STP Rt2 Rn Rt 0x6D800000 128 LDP Rt2 Rn Rt 0x6D00000 129 STP Rt2											Rn					Rt			0x6D400000
118			STP			Rt2	<u> </u>				Rn					Rt			0xA9000000
120	118		LDP			Rt2	<u> </u>				Rn					Rt			0xA9400000
121	119		STP			Rt2	2				Rn					Rt			0xAD000000
122	120		LDP			Rt2	<u> </u>				Rn					Rt			0xAD400000
123	121	L	.oad/store register pai	r (ţ		Rt2	2				Rn					Rt			
124	122		STP			Rt2	2				Rn					Rt			0x29800000
125	123		LDP			Rt2	2				Rn					Rt			0x29C00000
126 LDPSW Rt2 Rn Rt 0x69C00000 127 STP Rt2 Rn Rt 0x6D80000 128 LDP Rt2 Rn Rt 0x6DC00000 129 STP Rt2 Rn Rt 0xA9800000 130 LDP Rt2 Rn Rt 0xA9800000 131 STP Rt2 Rn Rt 0xA9800000 132 LDP Rt2 Rn Rt 0xA9800000 133 Load/store register (unsc9 0 Rn Rt 0xADC00000 133 LOADRSB 9 0 Rn Rt 0xAB00000 134 STURB 9 0 0 Rn Rt 0x3800000 135 LDURBB 9 0 0 Rn Rt 0x38800000 136 LDURSB 9 0 0 Rn Rt 0x38800000 137 LDURSB 9 0<	124		STP			Rt2	<u>-</u>				Rn					Rt			0x2D800000
STP	125		LDP			Rt2	<u>-</u>				Rn					Rt			0x2DC00000
128	126		LDPSW			Rt2	<u>-</u>				Rn					Rt			
STP	127		STP			Rt2	2									Rt			
130	128		LDP			Rt2	<u>-</u>				Rn					Rt			0x6DC00000
131	129		STP			Rt2	2				Rn					Rt			0xA9800000
132 LDP	130		LDP			Rt2	<u>-</u>				Rn					Rt			0xA9C00000
133 Load/store register (unsc9 0 0 Rn Rt 134 STURB 3 0 0 0 Rn Rt 0x38000000 135 LDURB 3 0 0 0 Rn Rt 0x38400000 136 LDURSB 3 0 0 0 Rn Rt 0x38800000 137 LDURSB 3 0 0 0 Rn Rt 0x38600000 138 STUR 3 0 0 0 Rn Rt 0x36000000 139 LDUR 3 0 0 0 Rn Rt 0x3C400000 140 STUR 3 0 0 0 Rn Rt 0x3C400000 141 LDUR 3 0 0 0 Rn Rt 0x3C800000 142 STURH 3 0 0 0 Rn Rt 0x3C600000 143 LDURH 3 0 0 0 Rn Rt 0x78000000 144 LDURSH 3 0 0 0 Rn Rt 0x78000000 145 LDURSH 3 0 0 0 Rn Rt 0x78800000 145 LDURSH 3 0 0 0 Rn Rt 0x78600000 146 STUR 3 0 0 0 Rn Rt 0x78000000 147 LDUR 3 0 0 0 Rn Rt 0x76000000 148 STUR 3 0 0 0 Rn Rt 0x76400000 148 STUR 3 0 0 0 Rn Rt 0x76400000 149 LDUR 3 0 0 0 Rn Rt 0x88400000 140	131		STP			Rt2	<u> </u>				Rn					Rt			0xAD800000
134 STURB 3 0 0 Rn Rt 0x38000000 135 LDURB 3 0 0 Rn Rt 0x38400000 136 LDURSB 3 0 0 Rn Rt 0x38200000 137 LDURSB 3 0 0 Rn Rt 0x38200000 138 STUR 3 0 0 Rn Rt 0x3C000000 139 LDUR 3 0 0 Rn Rt 0x3C400000 140 STUR 3 0 0 Rn Rt 0x3C800000 141 LDUR 3 0 0 Rn Rt 0x3C800000 142 STURH 3 0 0 Rn Rt 0x78000000 143 LDURH 3 0 0 Rn Rt 0x78400000 144 LDURSH 3 0 0 Rn Rt 0x7	132		LDP			Rt2	<u> </u>				Rn					Rt			0xADC00000
135	133	L	.oad/store register (un	sc9			0												
136 LDURSB 3 0 0 Rn Rt 0x38800000 137 LDURSB 3 0 0 Rn Rt 0x38C00000 138 STUR 3 0 0 Rn Rt 0x3C00000 139 LDUR 3 0 0 Rn Rt 0x3C400000 140 STUR 3 0 0 Rn Rt 0x3C800000 141 LDUR 3 0 0 Rn Rt 0x3C00000 142 STURH 3 0 0 Rn Rt 0x78000000 143 LDURH 3 0 0 Rn Rt 0x78400000 144 LDURSH 3 0 0 Rn Rt 0x7800000 146 STUR 3 0 0 Rn Rt 0x7C000000 147 LDUR 3 0 0 Rn Rt 0x7C4000	134)			0												
137 LDURSB 3 0 0 Rn Rt 0x38C00000 138 STUR 3 0 0 Rn Rt 0x3C000000 139 LDUR 3 0 0 Rn Rt 0x3C400000 140 STUR 3 0 0 Rn Rt 0x3C800000 141 LDUR 3 0 0 Rn Rt 0x3C000000 142 STURH 3 0 0 Rn Rt 0x78000000 143 LDURH 3 0 0 Rn Rt 0x78400000 144 LDURSH 3 0 0 Rn Rt 0x78600000 145 LDURSH 3 0 0 Rn Rt 0x7800000 146 STUR 3 0 0 Rn Rt 0x7C000000 147 LDUR 3 0 0 Rn Rt 0x8800	135		LDURB)			0												
138 STUR 9 0 0 Rn Rt 0x3C000000 139 LDUR 9 0 0 Rn Rt 0x3C400000 140 STUR 9 0 0 Rn Rt 0x3C800000 141 LDUR 9 0 0 Rn Rt 0x3C00000 142 STURH 9 0 0 Rn Rt 0x7800000 143 LDURH 9 0 0 Rn Rt 0x78400000 144 LDURSH 9 0 0 Rn Rt 0x78600000 145 LDURSH 9 0 0 Rn Rt 0x7600000 146 STUR 9 0 0 Rn Rt 0x7C400000 148 STUR 9 0 0 Rn Rt 0x8800000 149 LDUR 9 0 0 Rn Rt 0x88400000<	136)			0												
139 LDUR 3 0 0 Rn Rt 0x3C400000 140 STUR 3 0 0 Rn Rt 0x3C800000 141 LDUR 3 0 0 Rn Rt 0x3CC00000 142 STURH 3 0 0 Rn Rt 0x78000000 143 LDURH 3 0 0 Rn Rt 0x78400000 144 LDURSH 3 0 0 Rn Rt 0x78800000 145 LDURSH 3 0 0 Rn Rt 0x7800000 146 STUR 3 0 0 Rn Rt 0x7C400000 147 LDUR 3 0 0 Rn Rt 0x88000000 148 STUR 3 0 0 Rn Rt 0x88400000 149 LDUR 3 0 0 Rn Rt 0x884000	137			9			0												
140 STUR 3 0 0 Rn Rt 0x3C800000 141 LDUR 3 0 0 Rn Rt 0x3CC00000 142 STURH 3 0 0 Rn Rt 0x78000000 143 LDURH 3 0 0 Rn Rt 0x78400000 144 LDURSH 3 0 0 Rn Rt 0x78800000 145 LDURSH 3 0 0 Rn Rt 0x7800000 146 STUR 3 0 0 Rn Rt 0x7C000000 147 LDUR 3 0 0 Rn Rt 0x7C400000 148 STUR 3 0 0 Rn Rt 0xB8000000 149 LDUR 3 0 0 Rn Rt 0xB8400000	138						0												
141 LDUR 9 0 0 Rn Rt 0x3CC00000 142 STURH 9 0 0 Rn Rt 0x78000000 143 LDURH 9 0 0 Rn Rt 0x78400000 144 LDURSH 9 0 0 Rn Rt 0x7800000 145 LDURSH 9 0 0 Rn Rt 0x7800000 146 STUR 9 0 0 Rn Rt 0x7C000000 147 LDUR 9 0 0 Rn Rt 0x7C400000 148 STUR 9 0 0 Rn Rt 0xB8000000 149 LDUR 9 0 0 Rn Rt 0xB8400000	139						0												
142 STURH 3 0 0 Rn Rt 0x78000000 143 LDURH 3 0 0 Rn Rt 0x78400000 144 LDURSH 3 0 0 Rn Rt 0x78600000 145 LDURSH 3 0 0 Rn Rt 0x78C00000 146 STUR 3 0 0 Rn Rt 0x7C000000 147 LDUR 3 0 0 Rn Rt 0x7C400000 148 STUR 3 0 0 Rn Rt 0xB8000000 149 LDUR 3 0 0 Rn Rt 0xB8400000	140						0												
143 LDURH 9 0 0 Rn Rt 0x78400000 144 LDURSH 9 0 0 Rn Rt 0x78800000 145 LDURSH 9 0 0 Rn Rt 0x78C00000 146 STUR 9 0 0 Rn Rt 0x7C000000 147 LDUR 9 0 0 Rn Rt 0x7C400000 148 STUR 9 0 0 Rn Rt 0xB8000000 149 LDUR 9 0 0 Rn Rt 0xB8400000	141						0												
144 LDURSH 9 0 0 Rn Rt 0x78800000 145 LDURSH 9 0 0 Rn Rt 0x78C00000 146 STUR 9 0 0 Rn Rt 0x7C000000 147 LDUR 9 0 0 Rn Rt 0x7C400000 148 STUR 9 0 0 Rn Rt 0xB8000000 149 LDUR 9 0 0 Rn Rt 0xB8400000	142																		
145 LDURSH 9 0 0 Rn Rt 0x78C00000 146 STUR 9 0 0 Rn Rt 0x7C000000 147 LDUR 9 0 0 Rn Rt 0x7C400000 148 STUR 9 0 0 Rn Rt 0xB8000000 149 LDUR 9 0 0 Rn Rt 0xB8400000																			
146 STUR 3 0 0 Rn Rt 0x7C000000 147 LDUR 3 0 0 Rn Rt 0x7C400000 148 STUR 3 0 0 Rn Rt 0xB8000000 149 LDUR 3 0 0 Rn Rt 0xB8400000																			
147 LDUR 9 0 0 Rn Rt 0x7C400000 148 STUR 9 0 0 Rn Rt 0xB8000000 149 LDUR 9 0 0 Rn Rt 0xB8400000																			
148 STUR																			
149 LDUR 3 0 0 Rn Rt 0xB8400000																			
							_												
150 LDURSW) 0 0 Rn Rt 0xB8800000																			
	150		LDURSW)			0	0			Rn					Rt			0xB8800000

1	in_use	Opcode	15	14	13 12	11	10	9	8	7	6	5	4	3	2	1	0	Binary	
151	_	STUR)			0	0			Rn					Rt			0xBC000000	
152		LDUR	9			0	0			Rn					Rt			0xBC400000	
153		STUR	9			0	0			Rn					Rt			0xF8000000	
154		LDUR	9			0	0			Rn					Rt			0xF8400000	
155		PRFUM	9			0	0			Rn					Rt			0xF8800000	
156		STUR	9			0	0			Rn					Rt			0xFC000000	
157		LDUR	9			0	0			Rn					Rt			0xFC400000	
158		Load/store register (im	ım€9			0	1			Rn					Rt				
159		STRB	3			0	1			Rn					Rt			0x38000400	
160		LDRB	9			0	1			Rn					Rt			0x38400400	
161		LDRSB	9			0	1			Rn					Rt			0x38800400	
162		LDRSB	9			0	1			Rn					Rt			0x38C00400	
163		STR	9			0	1			Rn					Rt			0x3C000400	
164		LDR	9			0	1			Rn					Rt			0x3C400400	
165		STR	9			0	1			Rn					Rt			0x3C800400	
166		LDR	9			0	1			Rn					Rt			0x3CC00400	
167		STRH	9			0	1			Rn					Rt			0x78000400	
168		LDRH	9			0	1			Rn					Rt			0x78400400	
169		LDRSH	9			0	1			Rn					Rt			0x78800400	
170		LDRSH	9			0	1			Rn					Rt			0x78C00400	
171		STR	9			0	1			Rn					Rt			0x7C000400	
172		LDR	3			0	1			Rn					Rt			0x7C400400	
173		STR	3			0	1			Rn					Rt			0xB8000400	
174		LDR	9			0	1			Rn					Rt			0xB8400400	
175		LDRSW	9			0	1			Rn					Rt			0xB8800400	
176		STR	9			0	1			Rn					Rt			0xBC000400	
177		LDR	9			0	1			Rn					Rt			0xBC400400	
178		STR	9			0	1			Rn					Rt			0xF8000400	
179		LDR	9			0	1			Rn					Rt			0xF8400400	
180		STR	9			0	1			Rn					Rt			0xFC000400	
181		LDR	9			0	1			Rn					Rt			0xFC400400	
182		Load/store register (un	ıpri9			1	0			Rn					Rt				
183		STTRB	3			1	0			Rn					Rt			0x38000800	
184		LDTRB	3			1	0			Rn					Rt			0x38400800	
185		LDTRSB	3			1	0			Rn					Rt			0x38800800	
186		LDTRSB	3			1	0			Rn					Rt			0x38C00800	
187		STTRH	3			1	0			Rn					Rt			0x78000800	
188		LDTRH	3			1	0			Rn					Rt			0x78400800	

1	in_use	Opcode	15 14	4 13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary
189		LDTRSH	3			1	0			Rn					Rt			0x78800800
190		LDTRSH	3			1	0			Rn					Rt			0x78C00800
191		STTR	3			1	0			Rn					Rt			0xB8000800
192		LDTR	3			1	0			Rn					Rt			0xB8400800
193		LDTRSW	3			1	0			Rn					Rt			0xB8800800
194		STTR	3			1	0			Rn					Rt			0xF8000800
195		LDTR	3			1	0			Rn					Rt			0xF8400800
196		Load/store register (in	nme9			1	1			Rn					Rt			
197		STRB	3			1	1			Rn					Rt			0x38000C00
198		LDRB	3			1	1			Rn					Rt			0x38400C00
199		LDRSB	3			1	1			Rn					Rt			0x38800C00
200		LDRSB	3			1	1			Rn					Rt			0x38C00C00
201		STR	3			1	1			Rn					Rt			0x3C000C00
202		LDR	3			1	1			Rn					Rt			0x3C400C00
203		STR	3			1	1			Rn					Rt			0x3C800C00
204		LDR	3			1	1			Rn					Rt			0x3CC00C00
205		STRH	3			1	1			Rn					Rt			0x78000C00
206		LDRH	3			1	1			Rn					Rt			0x78400C00
207		LDRSH	3			1	1			Rn					Rt			0x78800C00
208		LDRSH	3			1	1			Rn					Rt			0x78C00C00
209		STR	3			1	1			Rn					Rt			0x7C000C00
210		LDR)			1	1			Rn					Rt			0x7C400C00
211		STR	3			1	1			Rn					Rt			0xB8000C00
212		LDR	3			1	1			Rn					Rt			0xB8400C00
213		LDRSW	3			1	1			Rn					Rt			0xB8800C00
214		STR	3			1	1			Rn					Rt			0xBC000C00
215		LDR	3			1	1			Rn					Rt			0xBC400C00
216		STR	3			1	1			Rn					Rt			0xF8000C00
217		LDR	3			1	1			Rn					Rt			0xF8400C00
218		STR	3			1	1			Rn					Rt			0xFC000C00
219		LDR	3			1	1			Rn					Rt			0xFC400C00
220		Load/store register (re	gis opti	on	S	1	0			Rn					Rt			
221		STRB		-	S	1	0			Rn					Rt			0x38200800
222		LDRB		-	S	1	0			Rn					Rt			0x38600800
223		LDRSB		-	S	1	0			Rn					Rt			0x38A00800
224		LDRSB		-	S	1	0			Rn					Rt			0x38E00800
225		STR		-	S	1	0			Rn					Rt			0x3C200800
226		LDR		-	S	1	0			Rn					Rt			0x3C600800

1	in_use	Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary
227	_	STR	_	-	_	S	1	0			Rn					Rt			0x3CA00800
228		LDR	_	_	_	S	1	0			Rn					Rt			0x3CE00800
229		STRH	_	_	_	S	1	0			Rn					Rt			0x78200800
230		LDRH	-	-	-	S	1	0			Rn					Rt			0x78600800
231		LDRSH	-	-	-	S	1	0			Rn					Rt			0x78A00800
232		LDRSH	-	-	-	S	1	0			Rn					Rt			0x78E00800
233		STR	-	-	-	S	1	0			Rn					Rt			0x7C200800
234		LDR	-	-	-	S	1	0			Rn					Rt			0x7C600800
235		STR	-	-	-	S	1	0			Rn					Rt			0xB8200800
236		LDR	-	-	-	S	1	0			Rn					Rt			0xB8600800
237		LDRSW	-	-	-	S	1	0			Rn					Rt			0xB8A00800
238		STR	-	-	-	S	1	0			Rn					Rt			0xBC200800
239		LDR	-	-	-	S	1	0			Rn					Rt			0xBC600800
240		STR	-	-	-	S	1	0			Rn					Rt			0xF8200800
241		LDR	-	-	-	S	1	0			Rn					Rt			0xF8600800
242		PRFM	-	-	-	S	1	0			Rn					Rt			0xF8A00800
243		STR	-	-	-	S	1	0			Rn					Rt			0xFC200800
244		LDR	-	-	-	S	1	0			Rn					Rt			0xFC600800
245	1	Load/store regist	er (unsiლ12								Rn					Rt			
246		STRB	າ12								Rn					Rt			0x39000000
247		LDRB	າ12								Rn					Rt			0x39400000
248		LDRSB	112								Rn					Rt			0x39800000
249		LDRSB	112								Rn					Rt			0x39C00000
250		STR	112								Rn					Rt			0x3D000000
251		LDR	112								Rn					Rt			0x3D400000
252		STR	112								Rn					Rt			0x3D800000
253		LDR	112								Rn					Rt			0x3DC00000
254		STRH	112								Rn					Rt			0x79000000
255		LDRH	112								Rn					Rt			0x79400000
256		LDRSH	112								Rn					Rt			0x79800000
257		LDRSH	112								Rn					Rt			0x79C00000
258		STR	112								Rn					Rt			0x7D000000
259		LDR	112								Rn					Rt			0x7D400000
260		STR	112								Rn					Rt			0xB9000000
261		LDR	112								Rn					Rt			0xB9400000
262		LDRSW	112								Rn					Rt			0xB9800000
263		STR	112								Rn					Rt			0xBD000000
264		LDR	112								Rn					Rt			0xBD400000

1	in_use	Opcode	15 14 13 12 11 10	9 8	7	6	5	4	3	2	1	0	Binary
265		STR	112		Rn					Rt			0xF9000000
266		LDR	112		Rn					Rt			0xF9400000
267		PRFM	112		Rn					Rt			0xF9800000
268		STR	112		Rn					Rt			0xFD000000
269		LDR	112		Rn					Rt			0xFD400000
270	Data	a processing - Imm	е										
271	P	C-rel. addressing	immhi							Rd			
272		ADR	immhi							Rd			0x10000000
273		ADRP	immhi							Rd			0x90000000
274	Α	dd/subtract (immediate	e)n12		Rn					Rd			
275		ADD	112		Rn					Rd			0x11000000
276		ADDS	112		Rn					Rd			0x31000000
277		SUB	112		Rn					Rd			0x51000000
278		SUBS	112		Rn					Rd			0x71000000
279		ADD	112		Rn					Rd			0x91000000
280		ADDS	112		Rn					Rd			0xB1000000
281		SUB	112		Rn					Rd			0xD1000000
282		SUBS	112		Rn					Rd			0xF1000000
283	Le	ogical (immediate)	imms		Rn					Rd			
284		AND	imms		Rn					Rd			0x12000000
285		ORR	imms		Rn					Rd			0x32000000
286		EOR	imms		Rn					Rd			0x52000000
287		ANDS	imms		Rn					Rd			0x72000000
288		AND	imms		Rn					Rd			0x92000000
289		ORR	imms		Rn					Rd			0xB2000000
290		EOR	imms		Rn					Rd			0xD2000000
291		ANDS	imms		Rn					Rd			0xF2000000
292	M	love wide (immediate)	imm16							Rd			
293		MOVN	imm16							Rd			0x12800000
294		MOVZ	imm16							Rd			0x52800000
295		MOVK	imm16							Rd			0x72800000
296		MOVN	imm16							Rd			0x92800000
297		MOVZ	imm16							Rd			0xD2800000
298		MOVK	imm16							Rd			0xF2800000
299	В	itfield	imms		Rn					Rd			
300		SBFM	imms		Rn					Rd			0x13000000
301		BFM	imms		Rn					Rd			0x33000000
302		UBFM	imms		Rn					Rd			0x53000000

1	in_use	Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary
303		SBFM			imr	ns					Rn					Rd			0x93400000
304		BFM			imr	ns					Rn					Rd			0xB3400000
305		UBFM			imr	ns					Rn					Rd			0xD3400000
306	Ext	tract			imi	ms					Rn					Rd			
307		EXTR	0	Χ	Χ	Χ	Χ	Χ			Rn					Rd			0x13800000
308		EXTR	-	-	-	-	-	-			Rn					Rd			0x93C00000
309	Data I	Processing - regist																	
310	Log	gical (shifted register)			imi	m6					Rn					Rd			
311		AND	-	-	-	-	-	-			Rn					Rd			0x0A00000
312		BIC	-	-	-	-	-	-			Rn					Rd			0x0A200000
313		ORR	-	-	-	-	-	-			Rn					Rd			0x2A000000
314		ORN	-	-	-	-	-	-			Rn					Rd			0x2A200000
315		EOR	-	-	-	-	-	-			Rn					Rd			0x4A000000
316		EON	-	-	-	-	-	-			Rn					Rd			0x4A200000
317		ANDS	-	-	-	-	-	-			Rn					Rd			0x6A000000
318		BICS	-	-	-	-	-	-			Rn					Rd			0x6A200000
319		AND	-	-	-	-	-	-			Rn					Rd			000000A8x0
320		BIC	-	-	-	-	-	-			Rn					Rd			0x8A200000
321		ORR	-	-	-	-	-	-			Rn					Rd			0xAA000000
322		ORN	-	-	-	-	-	-			Rn					Rd			0xAA200000
323		EOR	-	-	-	-	-	-			Rn					Rd			0xCA000000
324		EON	-	-	-	-	-	-			Rn					Rd			0xCA200000
325		ANDS	-	-	-	-	-	-			Rn					Rd			0xEA000000
326		BICS	-	-	-	-	-	-			Rn					Rd			0xEA200000
327	Add	d/subtract (shifted regi			imi	m6					Rn					Rd			
328		ADD	-	-	-	-	-	-			Rn					Rd			0x0B000000
329		ADDS	-	-	-	-	-	-			Rn					Rd			0x2B000000
330		SUB	-	-	-	-	-	-			Rn					Rd			0x4B000000
331		SUBS	-	-	-	-	-	-			Rn					Rd			0x6B000000
332		ADD	-	-	-	-	-	-			Rn					Rd			0x8B000000
333		ADDS	-	-	-	-	-	-			Rn					Rd			0xAB000000
334		SUB	-	-	-	-	-	-			Rn					Rd			0xCB000000
335		SUBS	-	-	-	-	-	-			Rn					Rd			0xEB000000
336	Add	d/subtract (extended re	_	ptio		ii	nm:	3			Rn					Rd			
337		ADD		ptio		-	-	-			Rn					Rd			0x0B200000
338		ADDS		ptio		-	-	-			Rn					Rd			0x2B200000
339		SUB		ptio		-	-	-			Rn					Rd			0x4B200000
340		SUBS	0	ptio	า	-	-	-			Rn					Rd			0x6B200000

1	in_use	Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary
341		ADD	(optio	n	-	-	-			Rn					Rd			0x8B200000
342		ADDS	(optio	n	-	-	-			Rn					Rd			0xAB200000
343		SUB	(optio	n	-	-	-			Rn					Rd			0xCB200000
344		SUBS	(optio	n	-	-	-			Rn					Rd			0xEB200000
345		Add/subtract (with carry)		(орсо	ode2	2				Rn					Rd			
346		ADC	0	0	0	0	0	0			Rn					Rd			0x1A000000
347		ADCS	0	0	0	0	0	0			Rn					Rd			0x3A000000
348		SBC	0	0	0	0	0	0			Rn					Rd			0x5A000000
349		SBCS	0	0	0	0	0	0			Rn					Rd			0x7A000000
350		ADC	0	0	0	0	0	0			Rn					Rd			0x9A000000
351		ADCS	0	0	0	0	0	0			Rn					Rd			0xBA000000
352		SBC	0	0	0	0	0	0			Rn					Rd			0xDA000000
353		SBCS	0	0	0	0	0	0			Rn					Rd			0xFA000000
354		Conditional compare (reg	J	СО	nd		0	ο2			Rn			о3		nz	CV		
355		CCMN		СО	nd		0	0			Rn			0		nz	CV		0x3A400000
356		CCMN		СО	nd		0	0			Rn			0		nz	CV		0xBA400000
357		CCMP		СО	nd		0	0			Rn			0		nz	CV		0x7A400000
358		CCMP		СО	nd		0	0			Rn			0		nz	CV		0xFA400000
359		Conditional compare (imi	n	СО	nd		1	ο2			Rn			о3		nz	CV		
360		CCMN		СО	nd		1	0			Rn			0		nz	CV		0x3A400800
361		CCMN		СО	nd		1	0			Rn			0		nz	CV		0xBA400800
362		CCMP		СО	nd		1	0			Rn			0		nz	CV		0x7A400800
363		CCMP		СО	nd		1	0			Rn			0		nz	CV		0xFA400800
364		Conditional select		СО	nd		0	p2			Rn					Rd			
365		CSEL		CO	nd		0	0			Rn					Rd			0x1A800000
366		CSINC		СО	nd		0	1			Rn					Rd			0x1A800400
367		CSINV		СО	nd		0	0			Rn					Rd			0x5A800000
368		CSNEG		СО	nd		0	1			Rn					Rd			0x5A800400
369		CSEL		СО	nd		0	0			Rn					Rd			0x9A800000
370		CSINC		СО	nd		0	1			Rn					Rd			0x9A800400
371		CSINV		СО	nd		0	0			Rn					Rd			0xDA800000
372		CSNEG		СО	nd		0	1			Rn					Rd			0xDA800400
373		Data-processing (3 source	00			Ra					Rn					Rd			
374		MADD	0			Ra					Rn					Rd			0x1B000000
375		MADD	0			Ra					Rn					Rd			0x9B000000
376		SMADDL	0			Ra					Rn					Rd			0x9B200000
377		UMADDL	0			Ra					Rn					Rd			0x9BA00000
378		MSUB	1			Ra					Rn					Rd			0x1B008000

375	1	in_use	Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary
SMSUBL		0.00	-												-	·	_	-		
381				1																0x9B208000
SMULH							Ra					Rn								0x9BA08000
383				0			Ra					Rn								0x9B400000
384 Data-processing (2 sourc)							Ra					Rn								0x9BC00000
385				C		opc	ode)				Rn								
387 CRC32B 0 1 0 0 0 Rn Rd 0x1AC04000 388 CRC32CB 0 1 0 1 0 0 Rn Rd 0x1AC04500 389 CRC32H 0 1 0 0 0 1 Rn Rd 0x1AC04400 390 CRC32CH 0 1 0 1 0 1 Rn Rd 0x1AC04800 391 CRC32CW 0 1 0 0 1 0 Rn Rd 0x1AC05800 392 CRC32CW 0 1 0 0 1 0 Rn Rd 0x1AC05800 393 UDIV 0 0 0 1 0 Rn Rd 0x1AC05800 394 UDIV 0 0 0 1 1 Rn Rd 0x1AC05800 395 SDIV 0 0 0 1	385				1	-			1			Rn					Rd			0x9AC04C00
387 CRC32B 0 1 0 0 0 Rn Rd 0x1AC04000 388 CRC32CB 0 1 0 1 0 0 Rn Rd 0x1AC04400 389 CRC32H 0 1 0 0 1 Rn Rd 0x1AC04400 390 CRC32CH 0 1 0 1 0 1 Rn Rd 0x1AC04800 391 CRC32CW 0 1 0 0 1 0 Rn Rd 0x1AC05800 392 CRC32CW 0 1 0 0 1 0 Rn Rd 0x1AC05800 393 UDIV 0 0 0 1 0 Rn Rd 0x1AC05800 394 UDIV 0 0 0 1 1 Rn Rd 0x1AC05800 395 SDIV 0 0 0 1 1	386		CRC32CX	0	1	0	1	1	1			Rn					Rd			0x9AC05C00
CRC32H			CRC32B	0	1	0	0	0	0			Rn					Rd			0x1AC04000
CRC32CH	388		CRC32CB	0	1	0	1	0	0			Rn					Rd			0x1AC05000
Section Sect	389		CRC32H	0	1	0	0	0	1			Rn					Rd			0x1AC04400
391	390		CRC32CH	0	1	0	1	0	1			Rn					Rd			0x1AC05400
393			CRC32W	0	1	0	0	1	0			Rn					Rd			0x1AC04800
394	392		CRC32CW	0	1	0	1	1	0			Rn					Rd			0x1AC05800
SDIV	393		UDIV	0	0	0	0	1	0			Rn					Rd			0x1AC00800
SDIV	394		UDIV	0	0	0	0	1	0			Rn					Rd			0x9AC00800
Section Sect	395		SDIV	0	0	0	0	1	1			Rn					Rd			0x1AC00C00
398 LSLV 0 0 1 0 0 Rn Rd 0x9AC02000 399 LSRV 0 0 1 0 1 Rn Rd 0x1AC02400 400 LSRV 0 0 1 0 0 1 Rn Rd 0x9AC02400 401 ASRV 0 0 1 0 Rn Rd 0x9AC02800 402 ASRV 0 0 1 0 Rn Rd 0x9AC02800 403 RORV 0 0 1 0 Rn Rd 0x9AC02200 404 RORV 0 0 1 1 Rn Rd 0x9AC02C00 405 Data-processing (1 sourc opc-ode Rn Rn Rd 0x5AC00000 406 RBIT 0 0 0 0 Rn Rd 0x5AC00000 407 RBIT 0 0 0	396		SDIV	0	0	0	0	1	1			Rn					Rd			0x9AC00C00
LSRV	397		LSLV	0	0	1	0	0	0			Rn					Rd			0x1AC02000
400 LSRV 0 0 1 0 0 1 Rn Rd 0x9AC02400 401 ASRV 0 0 1 0 1 0 Rn Rd 0x1AC02800 402 ASRV 0 0 1 0 1 0 Rn Rd 0x9AC02800 403 RORV 0 1 0 1 1 Rn Rd 0x1AC02C00 404 RORV 0 1 0 1 1 Rn Rd 0x9AC02C00 405 Data-processing (1 sourc) opcode Rn Rd Rd 0x9AC02C00 406 RBIT 0 0 0 0 Rn Rd 0x5AC00000 407 RBIT 0 0 0 0 Rn Rd 0x5AC00000 408 CLZ 0 0 0 0 Rn Rd 0x5AC01000 409 CLZ	398		LSLV	0	0	1	0	0	0			Rn					Rd			0x9AC02000
401 ASRV 0 0 0 1 0 1 0 Rn Rd 0x1AC02800 402 ASRV 0 0 0 1 0 1 0 Rn Rd 0x9AC02800 403 RORV 0 0 1 0 1 1 Rn Rd 0x1AC02C00 404 RORV 0 0 1 0 1 1 Rn Rd 0x9AC02C00 405 Data-processing (1 sourc) opcode Rn Rd 406 RBIT 0 0 0 0 0 0 Rn Rd 0x5AC00000 407 RBIT 0 0 0 0 0 0 Rn Rd 0x5AC00000 408 CLZ 0 0 0 1 0 1 0 Rn Rd 0x5AC01000 409 CLZ 0 0 0 1 0 1 Rn Rd 0x5AC01000 410 CLS 0 0 0 1 0 1 Rn Rd 0x5AC01000 411 CLS 0 0 0 1 0 1 Rn Rd 0x5AC01400 412 REV 0 0 0 0 1 0 Rn Rd 0x5AC00800 413 REV 0 0 0 0 1 1 Rn Rd 0xDAC00000 414 REV16 0 0 0 0 0 1 Rn Rd 0xDAC00000	399		LSRV	0	0	1	0	0	1			Rn					Rd			0x1AC02400
402 ASRV 0 0 1 0 1 0 Rn Rd 0x9AC02800 403 RORV 0 1 0 1 1 Rn Rd 0x1AC02C00 404 RORV 0 0 1 0 1 1 Rn Rd 0x9AC02C00 405 Data-processing (1 sourc) opcode Rn Rd Rd 0x9AC02C00 406 RBIT 0 0 0 0 Rn Rd 0x5AC00000 407 RBIT 0 0 0 0 Rn Rd 0x5AC00000 408 CLZ 0 0 1 0 0 Rn Rd 0x5AC01000 409 CLZ 0 0 1 0 Rn Rd 0x5AC01000 410 CLS 0 0 1 0 1 Rn Rd 0x5AC01400 411 CLS 0	400		LSRV	0	0	1	0	0	1			Rn					Rd			0x9AC02400
RORV	401		ASRV	0	0	1	0	1	0			Rn					Rd			0x1AC02800
404 RORV 0 0 1 1 1 Rn Rd 0x9AC02C00 405 Data-processing (1 source) opcode Rn Rd Rd 406 RBIT 0 0 0 0 Rn Rd 0x5AC00000 407 RBIT 0 0 0 0 Rn Rd 0xDAC00000 408 CLZ 0 0 1 0 0 Rn Rd 0x5AC01000 409 CLZ 0 0 1 0 0 Rn Rd 0xDAC01000 410 CLS 0 0 1 0 1 Rn Rd 0x5AC01400 411 CLS 0 0 1 0 1 Rn Rd 0x5AC01400 412 REV 0 0 0 1 1 Rn Rd 0x5AC00800 413 REV 0 0 0 <td< td=""><td>402</td><td></td><td>ASRV</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td></td><td></td><td>Rn</td><td></td><td></td><td></td><td></td><td>Rd</td><td></td><td></td><td>0x9AC02800</td></td<>	402		ASRV	0	0	1	0	1	0			Rn					Rd			0x9AC02800
405 Data-processing (1 sourc) opcode Rn Rd 406 RBIT 0 0 0 0 0 0 0 Rn Rd 0x5AC00000 407 RBIT 0 0 0 0 1 0 0 Rn Rd 0xDAC00000 408 CLZ 0 0 0 1 0 0 Rn Rd 0x5AC01000 409 CLZ 0 0 0 1 0 1 Rn Rd 0xDAC01000 410 CLS 0 0 0 1 0 1 Rn Rd 0x5AC01400 411 CLS 0 0 0 1 0 1 Rn Rd 0xDAC01400 412 REV 0 0 0 0 1 0 Rn Rd 0x5AC00800 413 REV 0 0 0 0 1 Rn Rn Rd 0xDAC00C00 414 REV16 0 0 0 0 0 1 Rn Rn Rn Rd 0xDAC00400 415 REV16 0 0 0 0 0 0 1 Rn Rn Rn Rd 0x5AC00400	403		RORV	0	0	1	0	1	1			Rn					Rd			0x1AC02C00
406 RBIT 0 0 0 0 0 0 Rn Rd 0x5AC00000 407 RBIT 0 0 0 0 0 0 Rn Rd 0xDAC00000 408 CLZ 0 0 0 1 0 0 Rn Rd 0x5AC01000 409 CLZ 0 0 0 1 0 0 Rn Rd 0xDAC01000 410 CLS 0 0 0 1 0 1 Rn Rd 0x5AC01400 411 CLS 0 0 0 1 0 1 Rn Rd 0xDAC01400 412 REV 0 0 0 0 1 0 Rn Rd 0x5AC01400 413 REV 0 0 0 0 1 1 Rn Rd 0xDAC00000 414 REV16 0 0 0 0 0 1 Rn Rd 0xDAC00400 415 REV16 0 0 0 0 0 1 Rn Rd 0x5AC00400	404		RORV	0	0	1	0	1	1			Rn					Rd			0x9AC02C00
407 RBIT 0 0 0 0 0 0 0 Rn Rd 0xDAC00000 408 CLZ 0 0 0 1 0 0 Rn Rd 0x5AC01000 409 CLZ 0 0 0 1 0 0 Rn Rd 0xDAC01000 410 CLS 0 0 0 1 0 1 Rn Rd 0x5AC01400 411 CLS 0 0 0 1 0 1 Rn Rd 0xDAC01400 412 REV 0 0 0 0 1 0 Rn Rd 0x5AC00800 413 REV 0 0 0 0 1 Rn Rn Rd 0xDAC00C00 414 REV16 0 0 0 0 0 1 Rn Rn Rd 0xDAC00400 415 REV16 0 0 0 0 0 0 1 Rn Rn Rd 0xDAC00400	405		Data-processing (1 sour	C		орс	ode)				Rn					Rd			
408 CLZ 0 0 0 1 0 0 Rn Rd 0x5AC01000 409 CLZ 0 0 0 1 0 0 Rn Rd 0xDAC01000 410 CLS 0 0 0 1 Rn Rd 0x5AC01400 411 CLS 0 0 1 0 1 Rn Rd 0xDAC01400 412 REV 0 0 0 1 0 Rn Rd 0x5AC00800 413 REV 0 0 0 1 Rn Rd 0xDAC00C00 414 REV16 0 0 0 1 Rn Rd 0x5AC00400 415 REV16 0 0 0 1 Rn Rd 0x5AC00400	406		RBIT	0	0	0	0	0	0			Rn					Rd			0x5AC00000
409 CLZ 0 0 0 1 0 0 Rn Rd 0xDAC01000 410 CLS 0 0 0 1 0 1 Rn Rd 0x5AC01400 411 CLS 0 0 0 1 0 1 Rn Rd 0xDAC01400 412 REV 0 0 0 0 1 0 Rn Rd 0x5AC00800 413 REV 0 0 0 0 1 1 Rn Rd 0xDAC00C00 414 REV16 0 0 0 0 1 Rn Rd 0xDAC00C00 415 REV16 0 0 0 0 1 Rn Rd 0x5AC00400	407		RBIT	0	0	0	0	0	0			Rn					Rd			0xDAC00000
410 CLS 0 0 0 1 0 1 Rn Rd 0x5AC01400 411 CLS 0 0 1 0 1 Rn Rd 0xDAC01400 412 REV 0 0 0 1 0 Rn Rd 0x5AC00800 413 REV 0 0 0 1 1 Rn Rd 0xDAC00C00 414 REV16 0 0 0 0 1 Rn Rd 0x5AC00400 415 REV16 0 0 0 0 1 Rn Rd 0x5AC00400	408		CLZ	0	0	0	1	0	0			Rn					Rd			0x5AC01000
411 CLS 0 0 0 1 0 1 Rn Rd 0xDAC01400 412 REV 0 0 0 1 0 Rn Rd 0x5AC00800 413 REV 0 0 0 1 1 Rn Rd 0xDAC00C00 414 REV16 0 0 0 0 1 Rn Rd 0x5AC00400 415 REV16 0 0 0 0 1 Rn Rd 0x5AC00400	409		CLZ	0	0	0	1	0	0			Rn					Rd			0xDAC01000
412 REV 0 0 0 1 0 Rn Rd 0x5AC00800 413 REV 0 0 0 1 1 Rn Rd 0xDAC00C00 414 REV16 0 0 0 0 1 Rn Rd 0xDAC00400 415 REV16 0 0 0 0 1 Rn Rd 0x5AC00400	410		CLS	0	0	0	1	0	1			Rn					Rd			0x5AC01400
413 REV 0 0 0 0 1 1 Rn Rd 0xDAC00C00 414 REV16 0 0 0 0 1 Rn Rd 0xDAC00400 415 REV16 0 0 0 0 1 Rn Rd 0x5AC00400	411		CLS	0	0	0	1	0	1			Rn					Rd			0xDAC01400
414 REV16 0 0 0 0 0 1 Rn Rd 0xDAC00400 415 REV16 0 0 0 0 1 Rn Rd 0x5AC00400	412		REV	0	0	0	0	1	0			Rn					Rd			0x5AC00800
415 REV16 0 0 0 0 1 Rn Rd 0x5AC00400	413		REV	0	0	0	0	1	1								Rd			
	414		REV16	0	0	0	0	0	1			Rn					Rd			
416 REV32 0 0 0 0 1 0 Rn Rd 0xDAC00800	415		REV16	0	0	0	0	0	1								Rd			
	416		REV32	0	0	0	0	1	0			Rn					Rd			0xDAC00800

1	in_us	se Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary
417	<i>II</i>	Data Processing – SIMD																	
418	<i>II</i>	Floating-point<->fixed-po			SC	ale					Rn					Rd			
419	<i>II</i>	SCVTF	-	-	-	-	-	-			Rn					Rd			0x1E020000
420	<i>II</i>	UCVTF	-	-	-	-	-	-			Rn					Rd			0x1E030000
421	<i>II</i>	FCVTZS	-	-	-	-	-	-			Rn					Rd			0x1ED80000
422	<i>II</i>	FCVTZU	-	-	-	-	-	-			Rn					Rd			0x1ED90000
423	//	SCVTF	-	-	-	-	-	-			Rn					Rd			0x1E020000
424	//	UCVTF	-	-	-	-	-	-			Rn					Rd			0x1E030000
425	<i>II</i>	FCVTZS	-	-	-	-	-	-			Rn					Rd			0x1ED80000
426	<i>II</i>	FCVTZU	-	-	-	-	-	-			Rn					Rd			0x1ED90000
427	<i>II</i>	SCVTF	-	-	-	-	-	-			Rn					Rd			0x9E020000
428	<i>II</i>	UCVTF	-	-	-	-	-	-			Rn					Rd			0x9E030000
429	<i>II</i>	FCVTZS	-	-	-	-	-	-			Rn					Rd			0x9ED80000
430	//	FCVTZU	-	-	-	_	_	-			Rn					Rd			0x9ED90000
431	//	SCVTF	-	-	-	_	_	-			Rn					Rd			0x9E020000
432	//	UCVTF	-	-	-	_	-	-			Rn					Rd			0x9E030000
433	//	FCVTZS	_	-	_	_	_	-			Rn					Rd			0x9ED80000
434	//	FCVTZU	_	-	_	_	_	-			Rn					Rd			0x9ED90000
435	<i>II</i>	Floating-point conditional		СО	nd		0	1			Rn			ор		nz	:cv		
436	//	FCCMP		CO	nd		0	1			Rn			0		nz	<u>z</u> cv		0x1E200400
437	//	FCCMPE		CO	nd		0	1			Rn			1		nz	<u>z</u> cv		0x1E200410
438	//	FCCMP		CO	nd		0	1			Rn			0		nz	<u>z</u> cv		0x1E600400
439	//	FCCMPE		CO	nd		0	1			Rn			1		nz	<u>z</u> cv		0x1E600410
440	//	Floating-point data-proce		орс	ode		1	0			Rn					Rd			
441	//	FMUL	0	0	0	0	1	0			Rn					Rd			0x1E200800
442	//	FDIV	0	0	0	1	1	0			Rn					Rd			0x1E201800
443	//	FADD	0	0	1	0	1	0			Rn					Rd			0x1E202800
444	//	FSUB	0	0	1	1	1	0			Rn					Rd			0x1E203800
445	//	FMAX	0	1	0	0	1	0			Rn					Rd			0x1E204800
446	//	FMIN	0	1	0	1	1	0			Rn					Rd			0x1E205800
447	//	FMAXNM	0	1	1	0	1	0			Rn					Rd			0x1E206800
448	//	FMINNM	0	1	1	1	1	0			Rn					Rd			0x1E207800
449	//	FNMUL	1	0	0	0	1	0			Rn					Rd			0x1E208800
450	//	FMUL	0	0	0	0	1	0			Rn					Rd			0x1E600800
		· ··· -	-	-	-	-	-	_											_

1	in_use	Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary
451	//	FDIV	0	0	0	1	1	0			Rn					Rd			0x1E601800
452	<i>II</i>	FADD	0	0	1	0	1	0			Rn					Rd			0x1E602800
453	<i>II</i>	FSUB	0	0	1	1	1	0			Rn					Rd			0x1E603800
454	<i>II</i>	FMAX	0	1	0	0	1	0			Rn					Rd			0x1E604800
455	<i>II</i>	FMIN	0	1	0	1	1	0			Rn					Rd			0x1E605800
456	<i>II</i>	FMAXNM	0	1	1	0	1	0			Rn					Rd			0x1E606800
457	<i>II</i>	FMINNM	0	1	1	1	1	0			Rn					Rd			0x1E607800
458	<i>II</i>	FNMUL	1	0	0	0	1	0			Rn					Rd			0x1E608800
459	<i>II</i>	Floating-point conditiona		СО	nd		1	1			Rn					Rd			
460	<i>II</i>	FCSEL		СО	nd		1	1			Rn					Rd			0x1E200C00
461	<i>II</i>	FCSEL		СО	nd		1	1			Rn					Rd			0x1E600C00
462	<i>II</i>	Floating-point immediate				1	0	0		i	mm	5				Rd			
463	<i>II</i>	FMOV				1	0	0	0	0	0	0	0			Rd			0x1E201000
464	<i>II</i>	FMOV				1	0	0	0	0	0	0	0			Rd			0x1E601000
465	<i>II</i>	Floating-point compare	0	р	1	0	0	0			Rn				op	cod	e2		
466	<i>II</i>	FCMP	0	0	1	0	0	0			Rn			0	0	0	0	0	0x1E202000
467	<i>II</i>	FCMP	0	0	1	0	0	0			Rn			0	1	0	0	0	0x1E202008
468	<i>II</i>	FCMPE	0	0	1	0	0	0			Rn			1	0	0	0	0	0x1E202010
469	<i>II</i>	FCMPE	0	0	1	0	0	0			Rn			1	1	0	0	0	0x1E202018
470	<i>II</i>	FCMP	0	0	1	0	0	0			Rn			0	0	0	0	0	0x1E602000
471	<i>II</i>	FCMP	0	0	1	0	0	0			Rn			0	1	0	0	0	0x1E602008
472	<i>II</i>	FCMPE	0	0	1	0	0	0			Rn			1	0	0	0	0	0x1E602010
473	<i>II</i>	FCMPE	0	0	1	0	0	0			Rn			1	1	0	0	0	0x1E602018
474	<i>II</i>	Floating-point data-proce	!!	1	0	0	0	0			Rn					Rd			
475	<i>II</i>	FMOV	0	1	0	0	0	0			Rn					Rd			0x1E204000
476	<i>II</i>	FABS	1	1	0	0	0	0			Rn					Rd			0x1E20C000
477	<i>II</i>	FNEG	0	1	0	0	0	0			Rn					Rd			0x1E214000
478	<i>II</i>	FSQRT	1	1	0	0	0	0			Rn					Rd			0x1E21C000
479	<i>II</i>	FCVT	1	1	0	0	0	0			Rn					Rd			0x1E22C000
480	<i>II</i>	FCVT	1	1	0	0	0	0			Rn					Rd			0x1E23C000
481	<i>II</i>	FRINTN	0	1	0	0	0	0			Rn					Rd			0x1E244000
482	<i>II</i>	FRINTP	1	1	0	0	0	0			Rn					Rd			0x1E24C000
483	<i>II</i>	FRINTM	0	1	0	0	0	0			Rn					Rd			0x1E254000
484	<i>II</i>	FRINTZ	1	1	0	0	0	0			Rn					Rd			0x1E25C000

1	in_use	Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary	
485	II	FRINTA	0	1	0	0	0	0			Rn					Rd			0x1E264000	
486	<i>II</i>	FRINTX	0	1	0	0	0	0			Rn					Rd			0x1E274000	
487	<i>II</i>	FRINTI	1	1	0	0	0	0			Rn					Rd			0x1E27C000	
488	<i>II</i>	FMOV	0	1	0	0	0	0			Rn					Rd			0x1E604000	
489	<i>II</i>	FABS	1	1	0	0	0	0			Rn					Rd			0x1E60C000	
490	<i>II</i>	FNEG	0	1	0	0	0	0			Rn					Rd			0x1E614000	
491	<i>II</i>	FSQRT	1	1	0	0	0	0			Rn					Rd			0x1E61C000	
492	<i>II</i>	FCVT	1	1	0	0	0	0			Rn					Rd			0x1E62C000	
493	<i>II</i>	FCVT	1	1	0	0	0	0			Rn					Rd			0x1E63C000	
494	<i>II</i>	FRINTN	0	1	0	0	0	0			Rn					Rd			0x1E644000	
495	<i>II</i>	FRINTP	1	1	0	0	0	0			Rn					Rd			0x1E64C000	
496	<i>II</i>	FRINTM	0	1	0	0	0	0			Rn					Rd			0x1E654000	
497	<i>II</i>	FRINTZ	1	1	0	0	0	0			Rn					Rd			0x1E65C000	
498	<i>II</i>	FRINTA	0	1	0	0	0	0			Rn					Rd			0x1E664000	
499	<i>II</i>	FRINTX	0	1	0	0	0	0			Rn					Rd			0x1E674000	
500	<i>II</i>	FRINTI	1	1	0	0	0	0			Rn					Rd			0x1E67C000	
501	<i>II</i>	FCVT	0	1	0	0	0	0			Rn					Rd			0x1EE24000	
502	<i>II</i>	FCVT	1	1	0	0	0	0			Rn					Rd			0x1EE2C000	
503	<i>II</i>	Floating-point<->integer	0	0	0	0	0	0			Rn					Rd				
504	<i>II</i>	FCVTNS	0	0	0	0	0	0			Rn					Rd			0x1E200000	
505	<i>II</i>	FCVTNU	0	0	0	0	0	0			Rn					Rd			0x1E210000	
506	<i>II</i>	SCVTF	0	0	0	0	0	0			Rn					Rd			0x1E220000	
507	<i>II</i>	UCVTF	0	0	0	0	0	0			Rn					Rd			0x1E230000	
508	<i>II</i>	FCVTAS	0	0	0	0	0	0			Rn					Rd			0x1E240000	
509	<i>II</i>	FCVTAU	0	0	0	0	0	0			Rn					Rd			0x1E250000	
510	<i>II</i>	FMOV	0	0	0	0	0	0			Rn					Rd			0x1E260000	
511	<i>II</i>	FMOV	0	0	0	0	0	0			Rn					Rd			0x1E270000	
512	<i>II</i>	FCVTPS	0	0	0	0	0	0			Rn					Rd			0x1E280000	
513	<i>II</i>	FCVTPU	0	0	0	0	0	0			Rn					Rd			0x1E290000	
514	<i>II</i>	FCVTMS	0	0	0	0	0	0			Rn					Rd			0x1E300000	
515	<i>II</i>	FCVTMU	0	0	0	0	0	0			Rn					Rd			0x1E310000	
516	<i>II</i>	FCVTZS	0	0	0	0	0	0			Rn					Rd			0x1E380000	
517	<i>II</i>	FCVTZU	0	0	0	0	0	0			Rn					Rd			0x1E390000	
518	<i>II</i>	FCVTNS	0	0	0	0	0	0			Rn					Rd			0x1E600000	

Fevential	1	in_use	Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary	
S21	519	//	FCVTNU	0	0	0	0	0	0			Rn					Rd			0x1E610000	
FCVTAS	520	<i>II</i>	SCVTF	0	0	0	0	0	0			Rn					Rd			0x1E620000	
	521	<i>II</i>	UCVTF	0	0	0	0	0	0			Rn					Rd			0x1E630000	
FCVTPS	522	<i>II</i>	FCVTAS	0	0	0	0	0	0			Rn					Rd			0x1E640000	
525 II FCVTPU 0	523	<i>II</i>	FCVTAU	0	0	0	0	0	0			Rn					Rd			0x1E650000	
526 // FCVTMS 0	524	<i>II</i>	FCVTPS	0	0	0	0	0	0			Rn					Rd			0x1E680000	
527 // FCVTMU 0	525	<i>II</i>	FCVTPU	0	0	0	0	0	0			Rn					Rd			0x1E690000	
S28	526	<i>II</i>	FCVTMS	0	0	0	0	0	0			Rn					Rd			0x1E700000	
FCVTZU	527	<i>II</i>	FCVTMU	0	0	0	0	0	0			Rn					Rd			0x1E710000	
FCVTNS	528	<i>II</i>	FCVTZS	0	0	0	0	0	0			Rn					Rd			0x1E780000	
531 /// SCVTF 0 <td< td=""><td>529</td><td><i>II</i></td><td>FCVTZU</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td></td><td></td><td>Rn</td><td></td><td></td><td></td><td></td><td>Rd</td><td></td><td></td><td>0x1E790000</td><td></td></td<>	529	<i>II</i>	FCVTZU	0	0	0	0	0	0			Rn					Rd			0x1E790000	
532 /// SCVTF 0 0 0 0 0 Rn Rd 0x9E220000 533 // UCVTF 0 0 0 0 Rn Rd 0x9E230000 534 // FCVTAS 0 1 0 0 0 Rn Rd 0x9E244000 535 // FCVTAU 0 0 0 0 Rn Rd 0x9E250000 536 // FCVTPS 0 0 0 0 Rn Rd 0x9E280000 537 // FCVTPU 0 0 0 0 Rn Rd 0x9E290000 538 // FCVTMS 0 0 0 0 Rn Rd 0x9E290000 538 // FCVTMS 0 0 0 Rn Rd 0x9E290000 538 // FCVTMU 1 0 0 0 Rn Rd 0x9E380000 540 // FCVTZS 0 0 0 0	530	<i>II</i>	FCVTNS	0	0	0	0	0	0			Rn					Rd			0x9E200000	
533 II UCVTF 0<	531	<i>II</i>	FCVTNU	0	0	0	0	0	0			Rn					Rd			0x9E210000	
534 // FCVTAS 0 1 0 0 0 Rn Rd 0x9E244000 535 // FCVTAU 0 0 0 0 0 Rn Rd 0x9E250000 536 // FCVTPS 0 0 0 0 Rn Rd 0x9E280000 537 // FCVTPU 0 0 0 0 Rn Rd 0x9E290000 538 // FCVTMS 0 0 0 0 Rn Rd 0x9E300000 539 // FCVTMU 1 0 0 0 Rn Rd 0x9E300000 540 // FCVTZS 0 0 0 Rn Rd 0x9E380000 541 // FCVTZS 0 0 0 Rn Rd 0x9E380000 542 // FCVTNS 0 0 0 0 Rn Rd 0x9E620000	532	<i>II</i>	SCVTF	0	0	0	0	0	0			Rn					Rd			0x9E220000	
535 II FCVTAU 0	533	<i>II</i>	UCVTF	0	0	0	0	0	0			Rn					Rd			0x9E230000	
536 II FCVTPS 0	534	<i>II</i>	FCVTAS	0	1	0	0	0	0			Rn					Rd			0x9E244000	
537 // FCVTPU 0	535	<i>II</i>	FCVTAU	0	0	0	0	0	0			Rn					Rd			0x9E250000	
538 // FCVTMS 0	536	<i>II</i>	FCVTPS	0	0	0	0	0	0			Rn					Rd			0x9E280000	
539 // FCVTMU 1 0 0 0 0 Rn Rd 0x9E318000 540 // FCVTZS 0 0 0 0 Rn Rd 0x9E380000 541 // FCVTZU 0 0 0 0 Rn Rd 0x9E390000 542 // FCVTNS 0 0 0 0 Rn Rd 0x9E200000 543 // FCVTNU 0 0 0 0 Rn Rd 0x9E210000 544 // SCVTF 0 0 0 0 Rn Rd 0x9E620000 545 // UCVTF 0 0 0 0 Rn Rd 0x9E630000 546 // FCVTAS 0 0 0 0 Rn Rd 0x9E640000 547 // FCVTAU 0 0 0 0 Rn Rd 0	537	<i>II</i>	FCVTPU	0	0	0	0	0	0			Rn					Rd			0x9E290000	
540 // FCVTZS 0	538	<i>II</i>	FCVTMS	0	0	0	0	0	0			Rn					Rd			0x9E300000	
541 // // FCVTZU 0	539	<i>II</i>	FCVTMU	1	0	0	0	0	0			Rn					Rd			0x9E318000	
542 // FCVTNS 0	540	<i>II</i>	FCVTZS	0	0	0	0	0	0			Rn					Rd			0x9E380000	
543 // FCVTNU 0 0 0 0 Rn Rd 0x9E210000 544 // SCVTF 0 0 0 0 Rn Rd 0x9E620000 545 // UCVTF 0 0 0 0 Rn Rd 0x9E630000 546 // FCVTAS 0 0 0 0 Rn Rd 0x9E640000 547 // FCVTAU 0 0 0 0 Rn Rd 0x9E650000 548 // FMOV 0 0 0 0 Rn Rd 0x9E660000 549 // FMOV 0 0 0 0 Rn Rd 0x9E670000 550 // FCVTPS 0 0 0 0 Rn Rd 0x9E680000 551 // FCVTPU 0 0 0 0 Rn Rd 0x9E690000 <td>541</td> <td><i>II</i></td> <td>FCVTZU</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td></td> <td></td> <td>Rn</td> <td></td> <td></td> <td></td> <td></td> <td>Rd</td> <td></td> <td></td> <td>0x9E390000</td> <td></td>	541	<i>II</i>	FCVTZU	0	0	0	0	0	0			Rn					Rd			0x9E390000	
544 // SCVTF 0 0 0 0 0 0 0 0 Rn Rd 0x9E620000 545 // UCVTF 0 0 0 0 0 0 Rn Rd 0x9E630000 546 // FCVTAS 0 0 0 0 0 0 Rn Rd 0x9E640000 547 // FCVTAU 0 0 0 0 0 Rn Rd 0x9E650000 548 // FMOV 0 0 0 0 0 0 Rn Rd Rd 0x9E660000 549 // FMOV 0 0 0 0 0 0 Rn Rn Rd 0x9E670000 550 // FCVTPS 0 0 0 0 0 Rn Rn Rd 0x9E680000 551 // FCVTPU 0 0 0 0 0 Rn Rn Rd 0x9E690000	542	<i>II</i>	FCVTNS	0	0	0	0	0	0			Rn					Rd			0x9E200000	
545 // UCVTF 0 0 0 0 0 Rn Rd 0x9E630000 546 // FCVTAS 0 0 0 0 Rn Rd 0x9E640000 547 // FCVTAU 0 0 0 0 Rn Rd 0x9E650000 548 // FMOV 0 0 0 0 Rn Rd 0x9E660000 549 // FMOV 0 0 0 0 Rn Rd 0x9E670000 550 // FCVTPS 0 0 0 Rn Rd 0x9E680000 551 // FCVTPU 0 0 0 Rn Rd 0x9E690000	543	<i>II</i>	FCVTNU	0	0	0	0	0	0			Rn					Rd			0x9E210000	
546 // // // // Rn Rd 0x9E640000 547 // // // // // // // Rn Rd 0x9E650000 548 // // // // // // // Rn Rd 0x9E660000 549 // // // // // // Rn Rd 0x9E670000 550 // // // // // // Rn Rd 0x9E680000 551 //	544	<i>II</i>	SCVTF	0	0	0	0	0	0			Rn					Rd			0x9E620000	
547 // FCVTAU 0 <td< td=""><td>545</td><td><i>II</i></td><td>UCVTF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td></td><td></td><td>Rn</td><td></td><td></td><td></td><td></td><td>Rd</td><td></td><td></td><td>0x9E630000</td><td></td></td<>	545	<i>II</i>	UCVTF	0	0	0	0	0	0			Rn					Rd			0x9E630000	
548 II FMOV 0 0 0 0 0 Rn Rd 0x9E660000 549 II FMOV 0 0 0 0 Rn Rd 0x9E670000 550 II FCVTPS 0 0 0 0 Rn Rd 0x9E680000 551 II FCVTPU 0 0 0 0 Rn Rd 0x9E690000	546	<i>II</i>	FCVTAS	0	0	0	0	0	0			Rn					Rd			0x9E640000	
549 // FMOV 0 0 0 0 0 Rn Rd 0x9E670000 550 // FCVTPS 0 0 0 0 Rn Rd 0x9E680000 551 // FCVTPU 0 0 0 0 Rn Rd 0x9E690000	547	<i>II</i>	FCVTAU	0	0	0	0	0	0			Rn					Rd			0x9E650000	
550	548		FMOV	0	0	0	0	0	0								Rd				
551 // FCVTPU 0 0 0 0 0 Rn Rd 0x9E690000	549		FMOV	0	0	0	0	0	0			Rn					Rd			0x9E670000	
	550		FCVTPS	0	0	0	0	0	0								Rd				
552 // FCVTMS 0 0 0 0 0 0 Rn Rd 0x9E700000	551		FCVTPU	0	0	0	0	0	0								Rd				
	552	<i>II</i>	FCVTMS	0	0	0	0	0	0			Rn					Rd			0x9E700000	

1	in_use	Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary
553	// _	FCVTMU	0	0	0	0	0	0			Rn					Rd			0x9E710000
554	//	FCVTZS	0	0	0	0	0	0			Rn					Rd			0x9E780000
555	//	FCVTZU	0	0	0	0	0	0			Rn					Rd			0x9E790000
556	<i>II</i>	FMOV	0	0	0	0	0	0			Rn					Rd			0x9EAE0000
557	//	FMOV	0	0	0	0	0	0			Rn					Rd			0x9EAF0000
558	<i>II</i>	Floating-point data-pro	ce o0			Ra					Rn					Rd			
559	<i>II</i>	FMADD	0			Ra					Rn					Rd			0x1F000000
560	<i>II</i>	FMSUB	1			Ra					Rn					Rd			0x1F008000
561	<i>II</i>	FNMADD	0			Ra					Rn					Rd			0x1F200000
562	<i>II</i>	FNMSUB	1			Ra					Rn					Rd			0x1F208000
563	<i>II</i>	FMADD	0			Ra					Rn					Rd			0x1F400000
564	//	FMSUB	1			Ra					Rn					Rd			0x1F408000
565	//	FNMADD	0			Ra					Rn					Rd			0x1F600000
566	<i>II</i>	FNMSUB	1			Ra					Rn					Rd			0x1F608000
567	<i>II</i>	AdvSIMD scalar three s	san	op	СО	de		1			Rn					Rd			
568	<i>II</i>	SQADD	0	0	0	0	1	1			Rn					Rd			0x5E200C00
569	<i>II</i>	SQSUB	0	0	1	0	1	1			Rn					Rd			0x5E202C00
570	<i>II</i>	CMGT	0	0	1	1	0	1			Rn					Rd			0x5E203400
571	<i>II</i>	CMGE	0	0	1	1	1	1			Rn					Rd			0x5E203C00
572	//	SSHL	0	1	0	0	0	1			Rn					Rd			0x5E204400
573	//	SQSHL	0	1	0	0	1	1			Rn					Rd			0x5E204C00
574	//	SRSHL	0	1	0	1	0	1			Rn					Rd			0x5E205400
575	//	SQRSHL	0	1	0	1	1	1			Rn					Rd			0x5E205C00
576	//	ADD	1	0	0	0	0	1			Rn					Rd			0x5E208400
577	//	CMTST	1	0	0	0	1	1			Rn					Rd			0x5E208C00
578	//	SQDMULH	1	0	1	1	0	1			Rn					Rd			0x5E20B400
579	//	FMULX	1	1	0	1	1	1			Rn					Rd			0x5E20DC00
580	//	FCMEQ	1	1	1	0	0	1			Rn					Rd			0x5E20E400
581	//	FRECPS	1	1	1	1	1	1			Rn					Rd			0x5E20FC00
582	//	FRSQRTS	1	1	1	1	1	1			Rn					Rd			0x5EA0FC00
583	//	UQADD	0	0	0	0	1	1			Rn					Rd			0x7E200C00
584	//	UQSUB	0	0	1	0	1	1			Rn					Rd			0x7E202C00
585	//	СМНІ	0	0	1	1	0	1			Rn					Rd			0x7E203400
586	<i>II</i>	CMHS	0	0	1	1	1	1			Rn					Rd			0x7E203C00

1	in_use	Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary	
587	<i> </i>	USHL	0	1	0	0	0	1			Rn					Rd			0x7E204400	
588	<i>II</i>	UQSHL	0	1	0	0	1	1			Rn					Rd			0x7E204C00	
589	<i>II</i>	URSHL	0	1	0	1	0	1			Rn					Rd			0x7E205400	
590	<i>II</i>	UQRSHL	0	1	0	1	1	1			Rn					Rd			0x7E205C00	
591	<i>II</i>	SUB	1	0	0	0	0	1			Rn					Rd			0x7E208400	
592	<i>II</i>	CMEQ	1	0	0	0	1	1			Rn					Rd			0x7E208C00	
593	<i>II</i>	SQRDMULH	1	0	1	1	0	1			Rn					Rd			0x7E20B400	
594	<i>II</i>	FCMGE	1	1	1	0	0	1			Rn					Rd			0x7E20E400	
595	<i>II</i>	FACGE	1	1	1	0	1	1			Rn					Rd			0x7E20EC00	
596	<i>II</i>	FABD	1	1	0	1	0	1			Rn					Rd			0x7EA0D400	
597	<i>II</i>	FCMGT	1	1	1	0	0	1			Rn					Rd			0x7EA0E400	
598	<i>II</i>	FACGT	1	1	1	0	1	1			Rn					Rd			0x7EA0EC00	
599	<i>II</i>	AdvSIMD scalar three diff	f	орс	ode		0	0			Rn					Rd				
600	<i>II</i>	SQDMLAL	1	0	0	1	0	0			Rn					Rd			0x5E209000	
601	<i>II</i>	SQDMLAL2	1	0	0	1	0	0			Rn					Rd			0x5E209000	
602	<i>II</i>	SQDMLSL	1	0	1	1	0	0			Rn					Rd			0x5E20B000	
603	<i>II</i>	SQDMLSL2	1	0	1	1	0	0			Rn					Rd			0x5E20B000	
604	<i>II</i>	SQDMULL	1	1	0	1	0	0			Rn					Rd			0x5E20D000	
605	<i>II</i>	SQDMULL2	1	1	0	1	0	0			Rn					Rd			0x5E20D000	
606	<i>II</i>	AdvSIMD scalar two-reg i	r op	ococ	de		1	0			Rn					Rd				
607	<i>II</i>	SUQADD	0	0	1	1	1	0			Rn					Rd			0x5E203800	
608	<i>II</i>	SQABS	0	1	1	1	1	0			Rn					Rd			0x5E207800	
609	<i>II</i>	CMGT	1	0	0	0	1	0			Rn					Rd			0x5E208800	
610	<i>II</i>	CMEQ	1	0	0	1	1	0			Rn					Rd			0x5E209800	
611	<i>II</i>	CMLT	1	0	1	0	1	0			Rn					Rd			0x5E20A800	
612	<i>II</i>	ABS	1	0	1	1	1	0			Rn					Rd			0x5E20B800	
613	<i>II</i>	SQXTN	0	1	0	0	1	0			Rn					Rd			0x5E214800	
614	<i>II</i>	SQXTN2	0	1	0	0	1	0			Rn					Rd			0x5E214800	
615	<i>II</i>	FCVTNS	1	0	1	0	1	0			Rn					Rd			0x5E21A800	
616	<i>II</i>	FCVTMS	1	0	1	1	1	0			Rn					Rd			0x5E21B800	
617	<i>II</i>	FCVTAS	1	1	0	0	1	0			Rn					Rd			0x5E21C800	
618	<i>II</i>	SCVTF	1	1	0	1	1	0			Rn					Rd			0x5E21D800	
619	<i>II</i>	FCMGT	1	1	0	0	1	0			Rn					Rd			0x5EA0C800	
620	<i>II</i>	FCMEQ	1	1	0	1	1	0			Rn					Rd			0x5EA0D800	
																			-	

1	in_use	Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary
621	//	FCMLT	1	1	1	0	1	0		Ū	. Rn		Ū	•		- Rd	•		0x5EA0E800
622	 	FCVTPS	1	0	1	0	1	0			Rn					Rd			0x5EA1A800
623	 	FCVTZS	1	0	1	1	1	0			Rn					Rd			0x5EA1B800
624	 	FRECPE	1	1	0	1	1	0			Rn					Rd			0x5EA1D800
625	//	FRECPX	1	1	1	1	1	0			Rn					Rd			0x5EA1F800
626	//	USQADD	0	0	1	1	1	0			Rn					Rd			0x7E203800
627	//	SQNEG	0	1	1	1	1	0			Rn					Rd			0x7E207800
628	//	CMGE	1	0	0	0	1	0			Rn					Rd			0x7E208800
629	//	CMLE	1	0	0	1	1	0			Rn					Rd			0x7E209800
630	<i>II</i>	NEG	1	0	1	1	1	0			Rn					Rd			0x7E20B800
631	<i>II</i>	SQXTUN	0	0	1	0	1	0			Rn					Rd			0x7E212800
632	<i>II</i>	SQXTUN2	0	0	1	0	1	0			Rn					Rd			0x7E212800
633	<i>II</i>	UQXTN	0	1	0	0	1	0			Rn					Rd			0x7E214800
634	<i>II</i>	UQXTN2	0	1	0	0	1	0			Rn					Rd			0x7E214800
635	<i>II</i>	FCVTXN	0	1	1	0	1	0			Rn					Rd			0x7E216800
636	<i>II</i>	FCVTXN2	0	1	1	0	1	0			Rn					Rd			0x7E216800
637	<i>II</i>	FCVTNU	1	0	1	0	1	0			Rn					Rd			0x7E21A800
638	<i>II</i>	FCVTMU	1	0	1	1	1	0			Rn					Rd			0x7E21B800
639	<i>II</i>	FCVTAU	1	1	0	0	1	0			Rn					Rd			0x7E21C800
640	<i>II</i>	UCVTF	1	1	0	1	1	0			Rn					Rd			0x7E21D800
641	<i>II</i>	FCMGE	1	1	0	0	1	0			Rn					Rd			0x7EA0C800
642	<i>II</i>	FCMLE	1	1	0	1	1	0			Rn					Rd			0x7EA0D800
643	<i>II</i>	FCVTPU	1	0	1	0	1	0			Rn					Rd			0x7EA1A800
644	<i>II</i>	FCVTZU	1	0	1	1	1	0			Rn					Rd			0x7EA1B800
645	<i>II</i>	FRSQRTE	1	1	0	1	1	0			Rn					Rd			0x7EA1D800
646	<i>II</i>	AdvSIMD scalar pairwise	o	oco	de		1	0			Rn					Rd			
647	<i>II</i>	ADDP	1	0	1	1	1	0			Rn					Rd			0x5E31B800
648	<i>II</i>	FMAXNMP	1	1	0	0	1	0			Rn					Rd			0x7E30C800
649	<i>II</i>	FADDP	1	1	0	1	1	0			Rn					Rd			0x7E30D800
650	<i>II</i>	FMAXP	1	1	1	1	1	0			Rn					Rd			0x7E30F800
651	<i>II</i>	FMINNMP	1	1	0	0	1	0			Rn					Rd			0x7EB0C800
652	<i>II</i>	FMINP	1	1	1	1	1	0			Rn					Rd			0x7EB0F800
653	<i>II</i>	AdvSIMD scalar copy	0		im	m4		1			Rn					Rd			
654	<i>II</i>	DUP	0	0	0	0	0	1			Rn					Rd			0x5E000400

1	in_use	Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary	
655	<i>II</i>	AdvSIMD scalar x indexe	(орс	ode		Н	0			Rn					Rd				
656	<i>II</i>	SQDMLAL	0	0	1	1	Н	0			Rn					Rd			0x5F003000	
657	<i>II</i>	SQDMLAL2	0	0	1	1	Н	0			Rn					Rd			0x5F003000	
658	<i>II</i>	SQDMLSL	0	1	1	1	Н	0			Rn					Rd			0x5F007000	
659	<i>II</i>	SQDMLSL2	0	1	1	1	Н	0			Rn					Rd			0x5F007000	
660	<i>II</i>	SQDMULL	1	0	1	1	Н	0			Rn					Rd			0x5F00B000	
661	<i>II</i>	SQDMULL2	1	0	1	1	Н	0			Rn					Rd			0x5F00B000	
662	<i>II</i>	SQDMULH	1	1	0	0	Н	0			Rn					Rd			0x5F00C000	
663	<i>II</i>	SQRDMULH	1	1	0	1	Н	0			Rn					Rd			0x5F00D000	
664	<i>II</i>	FMLA	0	0	0	1	Н	0			Rn					Rd			0x5F801000	
665	<i>II</i>	FMLS	0	1	0	1	Н	0			Rn					Rd			0x5F805000	
666	<i>II</i>	FMUL	1	0	0	1	Н	0			Rn					Rd			0x5F809000	
667	<i>II</i>	FMULX	1	0	0	1	Н	0			Rn					Rd			0x7F809000	
668	<i>II</i>	AdvSIMD scalar shift by i	ı	op	ococ	le		1			Rn					Rd				
669	<i>II</i>	SSHR	0	0	0	0	0	1			Rn					Rd			0x5F000400	
670	<i>II</i>	SSRA	0	0	0	1	0	1			Rn					Rd			0x5F001400	
671	<i>II</i>	SRSHR	0	0	1	0	0	1			Rn					Rd			0x5F002400	
672	<i>II</i>	SRSRA	0	0	1	1	0	1			Rn					Rd			0x5F003400	
673	<i>II</i>	SHL	0	1	0	1	0	1			Rn					Rd			0x5F005400	
674	<i>II</i>	SQSHL	0	1	1	1	0	1			Rn					Rd			0x5F007400	
675	<i>II</i>	SQSHRN	1	0	0	1	0	1			Rn					Rd			0x5F009400	
676	<i>II</i>	SQSHRN2	1	0	0	1	0	1			Rn					Rd			0x5F009400	
677	<i>II</i>	SQRSHRN	1	0	0	1	1	1			Rn					Rd			0x5F009C00	
678	<i>II</i>	SQRSHRN2	1	0	0	1	1	1			Rn					Rd			0x5F009C00	
679	<i>II</i>	SCVTF	1	1	1	0	0	1			Rn					Rd			0x5F00E400	
680	<i>II</i>	FCVTZS	1	1	1	1	1	1			Rn					Rd			0x5F00FC00	
681	<i>II</i>	USHR	0	0	0	0	0	1			Rn					Rd			0x7F000400	
682	<i>II</i>	USRA	0	0	0	1	0	1			Rn					Rd			0x7F001400	
683	<i>II</i>	URSHR	0	0	1	0	0	1			Rn					Rd			0x7F002400	
684	//	URSRA	0	0	1	1	0	1			Rn					Rd			0x7F003400	
685	//	SRI	0	1	0	0	0	1			Rn					Rd			0x7F004400	
686	//	SLI	0	1	0	1	0	1			Rn					Rd			0x7F005400	
687	//	SQSHLU	0	1	1	0	0	1			Rn					Rd			0x7F006400	
688	//	UQSHL	0	1	1	1	0	1			Rn					Rd			0x7F007400	

1	in_use	Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary
689	<i> </i>	SQSHRUN	1	0	0	0	0	1			Rn					Rd			0x7F008400
690	<i>II</i>	SQSHRUN2	1	0	0	0	0	1			Rn					Rd			0x7F008400
691	<i>II</i>	SQRSHRUN	1	0	0	0	1	1			Rn					Rd			0x7F008C00
692	<i>II</i>	SQRSHRUN2	1	0	0	0	1	1			Rn					Rd			0x7F008C00
693	<i>II</i>	UQSHRN	1	0	0	1	0	1			Rn					Rd			0x7F009400
694	<i>II</i>	UQRSHRN	1	0	0	1	1	1			Rn					Rd			0x7F009C00
695	<i>II</i>	UQRSHRN2	1	0	0	1	1	1			Rn					Rd			0x7F009C00
696	<i>II</i>	UCVTF	1	1	1	0	0	1			Rn					Rd			0x7F00E400
697	<i>II</i>	FCVTZU	1	1	1	1	1	1			Rn					Rd			0x7F00FC00
698	<i>II</i>	Crypto three-reg SHA	0	o	ococ	de	0	0			Rn					Rd			
699	<i>II</i>	SHA1C	0	0	0	0	0	0			Rn					Rd			0x5E000000
700	<i>II</i>	SHA1P	0	0	0	1	0	0			Rn					Rd			0x5E001000
701	<i>II</i>	SHA1M	0	0	1	0	0	0			Rn					Rd			0x5E002000
702	<i>II</i>	SHA1SU0	0	0	1	1	0	0			Rn					Rd			0x5E003000
703	<i>II</i>	SHA256H	0	1	0	0	0	0			Rn					Rd			0x5E004000
704	<i>II</i>	SHA256H2	0	1	0	1	0	0			Rn					Rd			0x5E005000
705	<i>II</i>	SHA256SU1	0	1	1	0	0	0			Rn					Rd			0x5E006000
706	<i>II</i>	Crypto two-reg SHA	o	oco	de		1	0			Rn					Rd			
707	<i>II</i>	SHA1H	0	0	0	0	1	0			Rn					Rd			0x5E280800
708	<i>II</i>	SHA1SU1	0	0	0	1	1	0			Rn					Rd			0x5E281800
709	<i>II</i>	SHA256SU0	0	0	1	0	1	0			Rn					Rd			0x5E282800
710	<i>II</i>	Crypto AES	o	oco	de		1	0			Rn					Rd			
711	<i>II</i>	AESE	0	1	0	0	1	0			Rn					Rd			0x4E284800
712	<i>II</i>	AESD	0	1	0	1	1	0			Rn					Rd			0x4E285800
713	<i>II</i>	AESMC	0	1	1	0	1	0			Rn					Rd			0x4E286800
714	<i>II</i>	AESIMC	0	1	1	1	1	0			Rn					Rd			0x4E287800
715	<i>II</i>	AdvSIMD three same		o	ococ	de		1			Rn					Rd			
716	<i>II</i>	SHADD	0	0	0	0	0	1			Rn					Rd			0x0E200400
717	<i>II</i>	SQADD	0	0	0	0	1	1			Rn					Rd			0x0E200C00
718	<i>II</i>	SRHADD	0	0	0	1	0	1			Rn					Rd			0x0E201400
719	<i>II</i>	SHSUB	0	0	1	0	0	1			Rn					Rd			0x0E202400
720	<i>II</i>	SQSUB	0	0	1	0	1	1			Rn					Rd			0x0E202C00
721	<i>II</i>	CMGT	0	0	1	1	0	1			Rn					Rd			0x0E203400
722	<i>II</i>	CMGE	0	0	1	1	1	1			Rn					Rd			0x0E203C00

1	in_use	Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary	
723	//	SSHL Vector	0	1	0	0	0	1			Rn					Rd			0x0E204400	
724	<i>II</i>	SQSHL	0	1	0	0	1	1			Rn					Rd			0x0E204C00	
725	<i>II</i>	SRSHL	0	1	0	1	0	1			Rn					Rd			0x0E205400	
726	<i>II</i>	SQRSHL	0	1	0	1	1	1			Rn					Rd			0x0E205C00	
727	<i>II</i>	SMAX	0	1	1	0	0	1			Rn					Rd			0x0E206400	
728	<i>II</i>	SMIN	0	1	1	0	1	1			Rn					Rd			0x0E206C00	
729	<i>II</i>	SABD	0	1	1	1	0	1			Rn					Rd			0x0E207400	
730	<i>II</i>	SABA	0	1	1	1	1	1			Rn					Rd			0x0E207C00	
731	<i>II</i>	ADD	1	0	0	0	0	1			Rn					Rd			0x0E208400	
732	<i>II</i>	CMTST	1	0	0	0	1	1			Rn					Rd			0x0E208C00	
733	<i>II</i>	MLA	1	0	0	1	0	1			Rn					Rd			0x0E209400	
734	<i>II</i>	MUL	1	0	0	1	1	1			Rn					Rd			0x0E209C00	
735	<i>II</i>	SMAXP	1	0	1	0	0	1			Rn					Rd			0x0E20A400	
736	<i>II</i>	SMINP	1	0	1	0	1	1			Rn					Rd			0x0E20AC00	
737	<i>II</i>	SQDMULH	1	0	1	1	0	1			Rn					Rd			0x0E20B400	
738	<i>II</i>	ADDP	1	0	1	1	1	1			Rn					Rd			0x0E20BC00	
739	<i>II</i>	FMAXNM	1	1	0	0	0	1			Rn					Rd			0x0E20C400	
740	<i>II</i>	FMLA	1	1	0	0	1	1			Rn					Rd			0x0E20CC00	
741	<i>II</i>	FADD	1	1	0	1	0	1			Rn					Rd			0x0E20D400	
742	<i>II</i>	FMULX	1	1	0	1	1	1			Rn					Rd			0x0E20DC00	
743	<i>II</i>	FCMEQ	1	1	1	0	0	1			Rn					Rd			0x0E20E400	
744	<i>II</i>	FMAX	1	1	1	1	0	1			Rn					Rd			0x0E20F400	
745	<i>II</i>	FRECPS	1	1	1	1	1	1			Rn					Rd			0x0E20FC00	
746	<i>II</i>	AND	0	0	0	1	1	1			Rn					Rd			0x0E201C00	
747	<i>II</i>	BIC	0	0	0	1	1	1			Rn					Rd			0x0E601C00	
748	<i>II</i>	FMINNM	1	1	0	0	0	1			Rn					Rd			0x0EA0C400	
749	<i>II</i>	FMLS	1	1	0	0	1	1			Rn					Rd			0x0EA0CC00	
750	<i>II</i>	FSUB	1	1	0	1	0	1			Rn					Rd			0x0EA0D400	
751	<i>II</i>	FMIN	1	1	1	1	0	1			Rn					Rd			0x0EA0F400	
752	<i>II</i>	FRSQRTS	1	1	1	1	1	1			Rn					Rd			0x0EA0FC00	
753	<i>II</i>	ORR	0	0	0	1	1	1			Rn					Rd			0x0EA01C00	
754	<i>II</i>	ORN	0	0	0	1	1	1			Rn					Rd			0x0EE01C00	
755	<i>II</i>	UHADD	0	0	0	0	0	1			Rn					Rd			0x2E200400	
756	<i>II</i>	UQADD	0	0	0	0	1	1			Rn					Rd			0x2E200C00	

1	in_use	Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary	
757	// _	URHADD	0	0	0	1	0	1			Rn					Rd			0x2E201400	
758	<i>II</i>	UHSUB	0	0	1	0	0	1			Rn					Rd			0x2E202400	
759	<i>II</i>		0	0	1	0	1	1			Rn					Rd			0x2E202C00	
760	<i>II</i>	CMHI	0	0	1	1	0	1			Rn					Rd			0x2E203400	
761	<i>II</i>	CMHS	0	0	1	1	1	1			Rn					Rd			0x2E203C00	
762	<i>II</i>	USHL	0	1	0	0	0	1			Rn					Rd			0x2E204400	
763	<i>II</i>	UQSHL	0	1	0	0	1	1			Rn					Rd			0x2E204C00	
764	<i>II</i>	URSHL	0	1	0	1	0	1			Rn					Rd			0x2E205400	
765	<i>II</i>	UQRSHL	0	1	0	1	1	1			Rn					Rd			0x2E205C00	
766	<i>II</i>	UMAX	0	1	1	0	0	1			Rn					Rd			0x2E206400	
767	<i>II</i>	UMIN	0	1	1	0	1	1			Rn					Rd			0x2E206C00	
768	<i>II</i>	UABD	0	1	1	1	0	1			Rn					Rd			0x2E207400	
769	<i>II</i>	UABA	0	1	1	1	1	1			Rn					Rd			0x2E207C00	
770	<i>II</i>	SUB	1	0	0	0	0	1			Rn					Rd			0x2E208400	
771	<i>II</i>	CMEQ	1	0	0	0	1	1			Rn					Rd			0x2E208C00	
772	<i>II</i>	MLS	1	0	0	1	0	1			Rn					Rd			0x2E209400	
773	<i>II</i>	PMUL	1	0	0	1	1	1			Rn					Rd			0x2E209C00	
774	<i>II</i>	UMAXP	1	0	1	0	0	1			Rn					Rd			0x2E20A400	
775	<i>II</i>	UMINP	1	0	1	0	1	1			Rn					Rd			0x2E20AC00	
776	<i>II</i>	SQRDMULH	1	0	1	1	0	1			Rn					Rd			0x2E20B400	
777	<i>II</i>	FMAXNMP	1	0	1	1	0	1			Rn					Rd			0x2E20B400	
778	<i>II</i>	FADDP	1	1	0	1	0	1			Rn					Rd			0x2E20D400	
779	<i>II</i>	FMUL	1	1	0	1	1	1			Rn					Rd			0x2E20DC00	
780	<i>II</i>	FCMGE	1	1	1	0	0	1			Rn					Rd			0x2E20E400	
781	<i>II</i>	FACGE	1	1	1	0	1	1			Rn					Rd			0x2E20EC00	
782	<i>II</i>	FMAXP	1	1	1	1	0	1			Rn					Rd			0x2E20F400	
783	<i>II</i>	FDIV	1	1	1	1	1	1			Rn					Rd			0x2E20FC00	
784	<i>II</i>	EOR	0	0	0	1	1	1			Rn					Rd			0x2E201C00	
785	<i>II</i>	BSL	0	0	0	1	1	1			Rn					Rd			0x2E601C00	
786	<i>II</i>	FMINNMP	1	1	0	0	0	1			Rn					Rd			0x2EA0C400	
787	<i>II</i>	FABD	1	1	0	1	0	1			Rn					Rd			0x2EA0D400	
788	<i>II</i>	FCMGT	1	1	1	0	0	1			Rn					Rd			0x2EA0E400	
789	<i>II</i>	FACGT	1	1	1	0	1	1			Rn					Rd			0x2EA0EC00	
790	<i>II</i>	FMINP	1	1	1	1	0	1			Rn					Rd			0x2EA0F400	

1	in_use	Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary
791	<i>II</i>	BIT	0	0	0	1	1	1			Rn					Rd			0x2EA01C00
792	<i>II</i>	BIF	0	0	0	1	1	1			Rn					Rd			0x2EE01C00
793	<i>II</i>	AdvSIMD three different		орс	ode)	0	0			Rn					Rd			
794	<i>II</i>	SADDL	0	0	0	0	0	0			Rn					Rd			0x0E200000
795	<i>II</i>	SADDL2	0	0	0	0	0	0			Rn					Rd			0x4E200000
796	<i>II</i>	SADDW	0	0	0	1	0	0			Rn					Rd			0x0E201000
797	<i>II</i>	SADDW2	0	0	0	1	0	0			Rn					Rd			0x4E201000
798	<i>II</i>	SSUBL	0	0	1	0	0	0			Rn					Rd			0x0E202000
799	<i>II</i>	SSUBL2	0	0	1	0	0	0			Rn					Rd			0x4E202000
800	<i>II</i>	SSUBW	0	0	1	1	0	0			Rn					Rd			0x0E203000
801	<i>II</i>	SSUBW2	0	0	1	1	0	0			Rn					Rd			0x4E203000
802	<i>II</i>	ADDHN	0	1	0	0	0	0			Rn					Rd			0x0E204000
803	<i>II</i>	ADDHN2	0	1	0	0	0	0			Rn					Rd			0x4E204000
804	<i>II</i>	SABAL	0	1	0	1	0	0			Rn					Rd			0x0E205000
805	<i>II</i>	SABAL2	0	1	0	1	0	0			Rn					Rd			0x4E205000
806	<i>II</i>	SUBHN	0	1	1	0	0	0			Rn					Rd			0x0E206000
807	<i>II</i>	SUBHN2	0	1	1	0	0	0			Rn					Rd			0x4E206000
808	<i>II</i>	SABDL	0	1	1	1	0	0			Rn					Rd			0x0E207000
809	<i>II</i>	SABDL2	0	1	1	1	0	0			Rn					Rd			0x4E207000
810	<i>II</i>	SMLAL	1	0	0	0	0	0			Rn					Rd			0x0E208000
811	<i>II</i>	SMLAL2	1	0	0	0	0	0			Rn					Rd			0x4E208000
812	<i>II</i>	SQDMLAL	1	0	0	1	0	0			Rn					Rd			0x0E209000
813	<i>II</i>	SQDMLAL2	1	0	0	1	0	0			Rn					Rd			0x4E209000
814	<i>II</i>	SMLSL	1	0	1	0	0	0			Rn					Rd			0x0E20A000
815	<i>II</i>	SMLSL2	1	0	1	0	0	0			Rn					Rd			0x4E20A000
816	<i>II</i>	SQDMLSL	1	0	1	1	0	0			Rn					Rd			0x0E20B000
817	<i>II</i>	SQDMLSL2	1	0	1	1	0	0			Rn					Rd			0x4E20B000
818	<i>II</i>	SMULL	1	1	0	0	0	0			Rn					Rd			0x0E20C000
819	<i>II</i>	SMULL2	1	1	0	0	0	0			Rn					Rd			0x4E20C000
820	<i>II</i>	SQDMULL	1	1	0	1	0	0			Rn					Rd			0x0E20D000
821	//	SQDMULL2	1	1	0	1	0	0			Rn					Rd			0x4E20D000
822	//	PMULL	1	1	1	0	0	0			Rn					Rd			0x0E20E000
823	//	PMULL2	1	1	1	0	0	0			Rn					Rd			0x4E20E000
824	//	UADDL	0	0	0	0	0	0			Rn					Rd			0x2E200000

1	in_use	Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary
825	//	UADDL2	0	0	0	0	0	0			Rn					Rd			0x6E200000
826	<i>II</i>	UADDW	0	0	0	1	0	0			Rn					Rd			0x2E201000
827	<i>II</i>	UADDW2	0	0	0	1	0	0			Rn					Rd			0x6E201000
828	<i>II</i>	USUBL	0	0	1	0	0	0			Rn					Rd			0x2E202000
829	<i>II</i>	USUBL2	0	0	1	0	0	0			Rn					Rd			0x6E202000
830	<i>II</i>	USUBW	0	0	1	1	0	0			Rn					Rd			0x2E203000
831	<i>II</i>	USUBW2	0	0	1	1	0	0			Rn					Rd			0x6E203000
832	<i>II</i>	RADDHN	0	1	0	0	0	0			Rn					Rd			0x2E204000
833	<i>II</i>	RADDHN2	0	1	0	0	0	0			Rn					Rd			0x6E204000
834	<i>II</i>	UABAL	0	1	0	1	0	0			Rn					Rd			0x2E205000
835	<i>II</i>	UABAL2	0	1	0	1	0	0			Rn					Rd			0x6E205000
836	<i>II</i>	RSUBHN	0	1	1	0	0	0			Rn					Rd			0x2E206000
837	<i>II</i>	RSUBHN2	0	1	1	0	0	0			Rn					Rd			0x6E206000
838	<i>II</i>	UABDL	0	1	1	1	0	0			Rn					Rd			0x2E207000
839	<i>II</i>	UABDL2	0	1	1	1	0	0			Rn					Rd			0x6E207000
840	<i>II</i>	UMLAL	1	0	0	0	0	0			Rn					Rd			0x2E208000
841	<i>II</i>	UMLAL2	1	0	0	0	0	0			Rn					Rd			0x6E208000
842	<i>II</i>	UMLSL	1	0	1	0	0	0			Rn					Rd			0x2E20A000
843	<i>II</i>	UMLSL2	1	0	1	0	0	0			Rn					Rd			0x6E20A000
844	<i>II</i>	UMULL	1	1	0	0	0	0			Rn					Rd			0x2E20C000
845	<i>II</i>	UMULL2	1	1	0	0	0	0			Rn					Rd			0x6E20C000
846	<i>II</i>	AdvSIMD two-reg misc	O	ococ	de		1	0			Rn					Rd			
847	<i>II</i>	REV64	0	0	0	0	1	0			Rn					Rd			0x0E200800
848	<i>II</i>	REV16	0	0	0	1	1	0			Rn					Rd			0x0E201800
849	<i>II</i>	SADDLP	0	0	1	0	1	0			Rn					Rd			0x0E202800
850	<i>II</i>	SUQADD	0	0	1	1	1	0			Rn					Rd			0x0E203800
851	<i>II</i>	CLS	0	1	0	0	1	0			Rn					Rd			0x0E204800
852	<i>II</i>	CNT	0	1	0	1	1	0			Rn					Rd			0x0E205800
853	<i>II</i>	SADALP	0	1	1	0	1	0			Rn					Rd			0x0E206800
854	<i>II</i>	SQABS	0	1	1	1	1	0			Rn					Rd			0x0E207800
855	<i>II</i>	CMGT	1	0	0	0	1	0			Rn					Rd			0x0E208800
856	<i>II</i>	CMEQ	1	0	0	1	1	0			Rn					Rd			0x0E209800
857	<i>II</i>	CMLT	1	0	1	0	1	0			Rn					Rd			0x0E20A800
858	<i>II</i>	ABS	1	0	1	1	1	0			Rn					Rd			0x0E20B800

1	in_use	Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary	
859	<i> </i>	XTN	0	0	1	0	1	0			Rn					Rd			0x0E212800	
860	//	XTN2	0	0	1	0	1	0			Rn					Rd			0x0E212800	
861	//	SQXTN	0	1	0	0	1	0			Rn					Rd			0x0E214800	
862	//	SQXTN2	0	1	0	0	1	0			Rn					Rd			0x0E214800	
863	//	FCVTN	0	1	1	0	1	0			Rn					Rd			0x0E216800	
864	//	FCVTN2	0	1	1	0	1	0			Rn					Rd			0x0E216800	
865	//	FCVTL	0	1	1	1	1	0			Rn					Rd			0x0E217800	
866	//	FCVTL2	0	1	1	1	1	0			Rn					Rd			0x0E217800	
867	//	FRINTN	1	0	0	0	1	0			Rn					Rd			0x0E218800	
868	//	FRINTM	1	0	0	1	1	0			Rn					Rd			0x0E219800	
869	//	FCVTNS	1	0	1	0	1	0			Rn					Rd			0x0E21A800	
870	<i>II</i>	FCVTMS	1	0	1	1	1	0			Rn					Rd			0x0E21B800	
871	<i>II</i>	FCVTAS	1	1	0	0	1	0			Rn					Rd			0x0E21C800	
872	<i>II</i>	SCVTF	1	1	0	1	1	0			Rn					Rd			0x0E21D800	
873	<i>II</i>	FCMGT	1	1	0	0	1	0			Rn					Rd			0x0EA0C800	
874	<i>II</i>	FCMEQ	1	1	0	1	1	0			Rn					Rd			0x0EA0D800	
875	<i>II</i>	FCMLT	1	1	1	0	1	0			Rn					Rd			0x0EA0E800	
876	<i>II</i>	FABS	1	1	1	1	1	0			Rn					Rd			0x0EA0F800	
877	<i>II</i>	FRINTP	1	0	0	0	1	0			Rn					Rd			0x0EA18800	
878	<i>II</i>	FRINTZ	1	0	0	1	1	0			Rn					Rd			0x0EA19800	
879	<i>II</i>	FCVTPS	1	0	1	0	1	0			Rn					Rd			0x0EA1A800	
880	<i>II</i>	FCVTZS	1	0	1	1	1	0			Rn					Rd			0x0EA1B800	
881	<i>II</i>	URECPE	1	1	0	0	1	0			Rn					Rd			0x0EA1C800	
882	<i>II</i>	FRECPE	1	1	0	1	1	0			Rn					Rd			0x0EA1D800	
883	<i>II</i>	REV32	0	0	0	0	1	0			Rn					Rd			0x2E200800	
884	<i>II</i>	UADDLP	0	0	1	0	1	0			Rn					Rd			0x2E202800	
885	<i>II</i>	USQADD	0	0	1	1	1	0			Rn					Rd			0x2E203800	
886	<i>II</i>	CLZ	0	1	0	0	1	0			Rn					Rd			0x2E204800	
887	//	UADALP	0	1	1	0	1	0			Rn					Rd			0x2E206800	
888	<i>II</i>	SQNEG	0	1	1	1	1	0			Rn					Rd			0x2E207800	
889	<i>II</i>	CMGE	1	0	0	0	1	0			Rn					Rd			0x2E208800	
890	<i>II</i>	CMLE	1	0	0	1	1	0			Rn					Rd			0x2E209800	
891	<i>II</i>	NEG	1	0	1	1	1	0			Rn					Rd			0x2E20B800	
892	<i>II</i>	SQXTUN	0	0	1	0	1	0			Rn					Rd			0x2E212800	

1	in_use	Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary	
893	//	SQXTUN2	0	0	1	0	1	0		Ū	Rn	•		•	•	- Rd	•		0x2E212800	
894	 	SHLL	0	0	1	1	1	0			Rn					Rd			0x2E213800	
895	 	SHLL2	0	0	1	1	1	0			Rn					Rd			0x2E213800	
896	 []	UQXTN	0	1	0	0	1	0			Rn					Rd			0x2E214800	
897	//	UQXTN2	0	1	0	0	1	0			Rn					Rd			0x2E214800	
898	11	FCVTXN	0	1	1	0	1	0			Rn					Rd			0x2E216800	
899	//	FCVTXN2	0	1	1	0	1	0			Rn					Rd			0x2E216800	
900	//	FRINTA	1	0	0	0	1	0			Rn					Rd			0x2E218800	
901	//	FRINTX	1	0	0	1	1	0			Rn					Rd			0x2E219800	
902	//	FCVTNU	1	0	1	0	1	0			Rn					Rd			0x2E21A800	
903	<i>II</i>	FCVTMU	1	0	1	1	1	0			Rn					Rd			0x2E21B800	
904	<i>II</i>	FCVTAU	1	1	0	0	1	0			Rn					Rd			0x2E21C800	
905	<i>II</i>	UCVTF	1	1	0	1	1	0			Rn					Rd			0x2E21D800	
906	<i>II</i>	NOT	0	1	0	1	1	0			Rn					Rd			0x2E205800	
907	<i>II</i>	RBIT	0	1	0	1	1	0			Rn					Rd			0x2E605800	
908	<i>II</i>	FCMGE	1	1	0	0	1	0			Rn					Rd			0x2EA0C800	
909	<i>II</i>	FCMLE	1	1	0	1	1	0			Rn					Rd			0x2EA0D800	
910	<i>II</i>	FNEG	1	1	1	1	1	0			Rn					Rd			0x2EA0F800	
911	<i>II</i>	FRINTI	1	0	0	1	1	0			Rn					Rd			0x2EA19800	
912	<i>II</i>	FCVTPU	1	0	1	0	1	0			Rn					Rd			0x2EA1A800	
913	<i>II</i>	FCVTZU	1	0	1	1	1	0			Rn					Rd			0x2EA1B800	
914	<i>II</i>	URSQRTE	1	1	0	0	1	0			Rn					Rd			0x2EA1C800	
915	<i>II</i>	FRSQRTE	1	1	0	1	1	0			Rn					Rd			0x2EA1D800	
916	<i>II</i>	FSQRT	1	1	1	1	1	0			Rn					Rd			0x2EA1F800	
917	<i>II</i>	AdvSIMD across lanes	op	oco	de		1	0			Rn					Rd				
918	<i>II</i>	SADDLV	0	0	1	1	1	0			Rn					Rd			0x0E303800	
919	<i>II</i>	SMAXV	1	0	1	0	1	0			Rn					Rd			0x0E30A800	
920	<i>II</i>	SMINV	1	0	1	0	1	0			Rn					Rd			0x0E31A800	
921	<i>II</i>	ADDV	1	0	1	1	1	0			Rn					Rd			0x0E31B800	
922	<i>II</i>	UADDLV	0	0	1	1	1	0			Rn					Rd			0x2E303800	
923	<i>II</i>	UMAXV	1	0	1	0	1	0			Rn					Rd			0x2E30A800	
924	<i>II</i>	UMINV	1	0	1	0	1	0			Rn					Rd			0x2E31A800	
925	<i>II</i>	FMAXNMV	1	1	0	0	1	0			Rn					Rd			0x2E30C800	
926	<i>II</i>	FMAXV	1	1	1	1	1	0			Rn					Rd			0x2E30F800	

927	1	in_use	Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary	
	927	<i> </i>	FMINNMV	1	1	0	0	1	0			Rn					Rd			0x2EB0C800	
930	928	<i>II</i>	FMINV	1	1	1	1	1	0			Rn					Rd			0x2EB0F800	
931	929	<i>II</i>	AdvSIMD copy	0		im	m4		1			Rn					Rd				
SMOV	930	<i>II</i>	DUP	0	0	0	0	0	1			Rn					Rd			0x0E000400	
933	931	<i>II</i>	DUP	0	0	0	0	1	1			Rn					Rd			0x0E000C00	
1	932	<i>II</i>	SMOV	0	0	1	0	1	1			Rn					Rd			0x0E002C00	
935	933	<i>II</i>	UMOV	0	0	1	1	1	1			Rn					Rd			0x0E003C00	
936	934	<i>II</i>	INS	0	0	0	1	1	1			Rn					Rd			0x4E001C00	
937	935	<i>II</i>	SMOV	0	0	1	0	1	1			Rn					Rd			0x4E002C00	
938	936	<i>II</i>	UMOV	0	0	1	1	1	1			Rn					Rd			0x4E003C00	
939	937	<i>II</i>	INS	0	-	-	-	-	1			Rn					Rd			0x6E000400	
940	938	<i>II</i>	AdvSIMD vector x indexe	⊋ (орс	ode		Н	0			Rn					Rd				
941 SQDMLAL 0 0 0 1 1 1 H 0 Rn Rd	939	<i>II</i>	SMLAL	0	0	1	0	Н	0			Rn					Rd			0x0F002000	
942 // SQDMLAL2 0 0 1 1 H 0 Rn Rd 0x0F003000 943 // MLSL 0 1 1 0 H 0 Rn Rd 0x0F006000 944 // MLSL2 0 1 1 0 H 0 Rn Rd 0x0F006000 945 // MU SQDMLSL 0 1 1 H 0 Rn Rd 0x0F007000 946 // MUL SQDMLSL2 0 1 1 H 0 Rn Rd 0x0F007000 947 // MUL 1 0 0 H 0 Rn Rd 0x0F007000 948 // MUL 1 0 1 0 H 0 Rn Rd 0x0F008000 948 // MUL SMULL 1 0 H 0 Rn Rd 0x0F008000 949 // MU SMULL 1	940	<i>II</i>	SMLAL2	0	0	1	0	Н	0			Rn					Rd			0x0F002000	
943 // SMLSL 0 1 1 0 H 0 Rn Rd 0x0F006000 944 // SMLSL2 0 1 1 0 H 0 Rn Rd 0x0F006000 945 // SQDMLSL 0 1 1 1 H 0 Rn Rd 0x0F007000 946 // SQDMLSL2 0 1 1 1 H 0 Rn Rd 0x0F007000 947 // MUL 1 0 0 H 0 Rn Rd 0x0F007000 948 // SMULL 1 0 1 0 H 0 Rn Rd 0x0F008000 948 // SMULL 1 0 1 0 H 0 Rn Rd 0x0F008000 948 // SMULL 1 0 1 0 H 0 Rn <td>941</td> <td><i>II</i></td> <td>SQDMLAL</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>Н</td> <td>0</td> <td></td> <td></td> <td>Rn</td> <td></td> <td></td> <td></td> <td></td> <td>Rd</td> <td></td> <td></td> <td>0x0F003000</td> <td></td>	941	<i>II</i>	SQDMLAL	0	0	1	1	Н	0			Rn					Rd			0x0F003000	
944	942	<i>II</i>	SQDMLAL2	0	0	1	1	Н	0			Rn					Rd			0x0F003000	
945	943	<i>II</i>	SMLSL	0	1	1	0	Н	0			Rn					Rd			0x0F006000	
946	944	<i>II</i>	SMLSL2	0	1	1	0	Н	0			Rn					Rd			0x0F006000	
947	945	<i>II</i>	SQDMLSL	0	1	1	1	Н	0			Rn					Rd			0x0F007000	
948	946	<i>II</i>	SQDMLSL2	0	1	1	1	Н	0			Rn					Rd			0x0F007000	
949	947	<i>II</i>	MUL	1	0	0	0	Н	0			Rn					Rd			0x0F008000	
950	948	<i>II</i>	SMULL	1	0	1	0	Н	0			Rn					Rd			0x0F00A000	
951	949	<i>II</i>	SMULL2	1	0	1	0	Н	0			Rn					Rd			0x0F00A000	
952	950	<i>II</i>	SQDMULL	1	0	1	1	Н	0			Rn					Rd			0x0F00B000	
953 SQRDMULH	951	<i>II</i>	SQDMULL2	1	0	1	1	Н	0			Rn					Rd			0x0F00B000	
954	952	<i>II</i>	SQDMULH	1	1	0	0	Н	0			Rn					Rd			0x0F00C000	
955 FMLS	953	<i>II</i>	SQRDMULH	1	1	0	1	Н	0			Rn					Rd			0x0F00D000	
956	954	<i>II</i>	FMLA	0	0	0	1	Н	0			Rn					Rd			0x0F801000	
957	955	<i>II</i>	FMLS	0	1	0	1	Н	0			Rn					Rd			0x0F805000	
958	956	<i>II</i>	FMUL	1	0	0	1	Н	0			Rn					Rd			0x0F809000	
959 // UMLAL2 0 0 1 0 H 0 Rn Rd 0x2F002000	957	<i>II</i>	MLA	0	0	0	0	Н	0			Rn					Rd			0x2F000000	
	958	<i>II</i>	UMLAL	0	0	1	0	Н	0			Rn					Rd			0x2F002000	
960 // MLS 0 1 0 0 H 0 Rn Rd 0x2F004000	959	<i>II</i>	UMLAL2	0	0	1	0	Н	0			Rn					Rd			0x2F002000	
	960	<i>II</i>	MLS	0	1	0	0	Н	0			Rn					Rd			0x2F004000	

1	in_use	Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary
961	// _	UMLSL	0	1	1	0	Н	0			Rn					Rd			0x2F006000
962	<i>II</i>	UMLSL2	0	1	1	0	Н	0			Rn					Rd			0x2F006000
963	<i>II</i>	UMULL	1	0	1	0	Н	0			Rn					Rd			0x2F00A000
964	<i>II</i>	UMULL2	1	0	1	0	Н	0			Rn					Rd			0x2F00A000
965	<i>II</i>	FMULX	1	0	0	1	Н	0			Rn					Rd			0x2F809000
966	<i>II</i>	AdvSIMD modified imme	ес	cm	ode		ο2	1	d	е	f	g	h			Rd			
967	<i>II</i>	MOVI	0	Х	Х	0	0	1	d	е	f	g	h			Rd			0x0F000400
968	<i>II</i>	ORR	0	Х	Х	1	0	1	d	е	f	g	h			Rd			0x0F001400
969	<i>II</i>	MOVI	1	0	Х	0	0	1	d	е	f	g	h			Rd			0x0F008400
970	<i>II</i>	ORR	1	0	Х	1	0	1	d	е	f	g	h			Rd			0x0F009400
971	<i>II</i>	MOVI	1	1	0	Х	0	1	d	е	f	g	h			Rd			0x0F00C400
972	<i>II</i>	MOVI	1	1	1	0	0	1	d	е	f	g	h			Rd			0x0F00E400
973	<i>II</i>	FMOV	1	1	1	1	0	1	d	е	f	g	h			Rd			0x0F00F400
974	<i>II</i>	MVNI	0	Х	Х	0	0	1	d	е	f	g	h			Rd			0x2F000400
975	<i>II</i>	BIC	0	Х	Х	1	0	1	d	е	f	g	h			Rd			0x2F001400
976	<i>II</i>	MVNI	1	0	Х	0	0	1	d	е	f	g	h			Rd			0x2F008400
977	<i>II</i>	BIC	1	0	Х	1	0	1	d	е	f	g	h			Rd			0x2F009400
978	<i>II</i>	MVNI	1	1	0	Х	0	1	d	е	f	g	h			Rd			0x2F00C400
979	<i>II</i>	MOVI	1	1	1	0	0	1	d	е	f	g	h			Rd			0x2F00E400
980	<i>II</i>	MOVI	1	1	1	0	0	1	d	е	f	g	h			Rd			0x6F00E400
981	<i>II</i>	FMOV	1	1	1	1	0	1	d	е	f	g	h			Rd			0x6F00F400
982	<i>II</i>	AdvSIMD shift by immed	di	or	oco	de		1			Rn	Ū				Rd			
983	<i>II</i>	SSHR	0	0	0	0	0	1			Rn					Rd			0x0F000400
984	<i>II</i>	SSRA	0	0	0	1	0	1			Rn					Rd			0x0F001400
985	<i>II</i>	SRSHR	0	0	1	0	0	1			Rn					Rd			0x0F002400
986	<i>II</i>	SRSRA	0	0	1	1	0	1			Rn					Rd			0x0F003400
987	<i>II</i>	SHL	0	1	0	1	0	1			Rn					Rd			0x0F005400
988	<i>II</i>	SQSHL	0	1	1	1	0	1			Rn					Rd			0x0F007400
989	<i>II</i>	SHRN	1	0	0	0	0	1			Rn					Rd			0x0F008400
990	<i>II</i>	SHRN2	1	0	0	0	0	1			Rn					Rd			0x0F008400
991	<i>II</i>	RSHRN	1	0	0	0	1	1			Rn					Rd			0x0F008C00
992	<i>II</i>	RSHRN2	1	0	0	0	1	1			Rn					Rd			0x0F008C00
993	<i>II</i>	SQSHRN	1	0	0	1	0	1			Rn					Rd			0x0F009400
994	<i>II</i>	SQSHRN2	1	0	0	1	0	1			Rn					Rd			0x0F009400
		*		-	-		-												_

995 SORSHRN	1	in_use	Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary
997 SSHLL		_	<u>-</u>	1	0	0	1	1	1			Rn					Rd			•
998 SSHLL2	996	<i>II</i>	SQRSHRN2	1	0	0	1	1	1			Rn					Rd			0x0F009C00
999	997	<i>II</i>	SSHLL	1	0	1	0	0	1			Rn					Rd			0x0F00A400
1000	998	<i>II</i>	SSHLL2	1	0	1	0	0	1			Rn					Rd			0x0F00A400
1001	999	//	SCVTF	1	1	1	0	0	1			Rn					Rd			0x0F00E400
1002 USRA	1000	//	FCVTZS	1	1	1	1	1	1			Rn					Rd			0x0F00FC00
1003	1001	<i>II</i>	USHR	0	0	0	0	0	1			Rn					Rd			0x2F000400
1004	1002	<i>II</i>	USRA	0	0	0	1	0	1			Rn					Rd			0x2F001400
1005	1003	<i>II</i>	URSHR	0	0	1	0	0	1			Rn					Rd			0x2F002400
1006	1004	<i>II</i>	URSRA	0	0	1	1	0	1			Rn					Rd			0x2F003400
1007 // SQSHLU 0 1 1 0 0 1 Rn Rd 0x2F006400 1008 // UQSHL 0 1 1 0 0 1 Rn Rd 0x2F007400 1009 // SQSHRUN 1 0 0 0 1 Rn Rd 0x2F008400 1010 // SQSHRUN2 1 0 0 0 1 Rn Rd 0x2F008400 1011 // SQSHRUN2 1 0 0 0 1 Rn Rd 0x2F008C00 1012 // SQRSHRUN2 1 0 0 0 1 1 Rn Rd 0x2F008C00 1013 // UQSHRN 1 0 0 1 1 Rn Rd 0x2F008C00 1014 // UQRSHRN 1 0 0 1 1 1 1 1 1 <td>1005</td> <td><i>II</i></td> <td>SRI</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td></td> <td></td> <td>Rn</td> <td></td> <td></td> <td></td> <td></td> <td>Rd</td> <td></td> <td></td> <td>0x2F004400</td>	1005	<i>II</i>	SRI	0	1	0	0	0	1			Rn					Rd			0x2F004400
1008	1006	<i>II</i>	SLI	0	1	0	1	0	1			Rn					Rd			0x2F005400
1009 // SQSHRUN 1 0 0 0 1 Rn Rd 0x2F008400 1010 // SQSHRUN2 1 0 0 0 1 Rn Rd 0x2F008400 1011 // SQRSHRUN2 1 0 0 0 1 1 Rn Rd 0x2F008C00 1012 // SQRSHRUN2 1 0 0 1 1 Rn Rd 0x2F008C00 1013 // UQSHRN 1 0 0 1 1 Rn Rd 0x2F009C00 1013 // UQRSHRN 1 0 0 1 1 Rn Rd 0x2F009C00 1014 // UQRSHRN 1 0 0 1 1 1 Rn Rd 0x2F009C00 1015 // UQRSHRN2 1 0 0 1 Rn Rd 0x2F009C00 1016 <td>1007</td> <td><i>II</i></td> <td>SQSHLU</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td></td> <td></td> <td>Rn</td> <td></td> <td></td> <td></td> <td></td> <td>Rd</td> <td></td> <td></td> <td>0x2F006400</td>	1007	<i>II</i>	SQSHLU	0	1	1	0	0	1			Rn					Rd			0x2F006400
1010 // SQSHRUN2 1 0 0 0 1 Rn Rd 0x2F008400 1011 // SQRSHRUN 1 0 0 0 1 1 Rn Rd 0x2F008C00 1012 // SQRSHRUN2 1 0 0 1 1 Rn Rd 0x2F008C00 1013 // UQSHRN 1 0 0 1 1 Rn Rd 0x2F009400 1014 // UQRSHRN 1 0 0 1 1 1 Rn Rd 0x2F009C00 1015 // UQRSHRN2 1 0 0 1 <td>1008</td> <td><i>II</i></td> <td>UQSHL</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td></td> <td></td> <td>Rn</td> <td></td> <td></td> <td></td> <td></td> <td>Rd</td> <td></td> <td></td> <td>0x2F007400</td>	1008	<i>II</i>	UQSHL	0	1	1	1	0	1			Rn					Rd			0x2F007400
1011 // SQRSHRUN 1 0 0 1 1 Rn Rd 0x2F008C00 1012 // SQRSHRUN2 1 0 0 1 1 Rn Rd 0x2F008C00 1013 // UQSHRN 1 0 0 1 0 1 Rn Rd 0x2F009400 1014 // UQRSHRN 1 0 0 1 1 Rn Rd 0x2F009C00 1015 // UQRSHRN2 1 0 0 1 1 1 Rn Rd 0x2F009C00 1015 // UQRSHRN2 1 0 0 1 <td>1009</td> <td><i>II</i></td> <td>SQSHRUN</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td></td> <td></td> <td>Rn</td> <td></td> <td></td> <td></td> <td></td> <td>Rd</td> <td></td> <td></td> <td>0x2F008400</td>	1009	<i>II</i>	SQSHRUN	1	0	0	0	0	1			Rn					Rd			0x2F008400
1012	1010	<i>II</i>	SQSHRUN2	1	0	0	0	0	1			Rn					Rd			0x2F008400
1013 // UQSHRN 1 0 0 1 0 1 Rn Rd 0x2F009400 1014 // UQRSHRN 1 0 0 1 1 Rn Rd 0x2F009C00 1015 // UQRSHRN2 1 0 0 1 1 Rn Rd 0x2F009C00 1016 // USHLL 1 0 1 0 1 Rn Rd 0x2F00A400 1017 // USHLL2 1 0 1 0 1 Rn Rd 0x2F00A400 1018 // UCVTF 1 1 1 0 0 1 Rn Rd 0x2F00E400 1018 // UCVTF 1	1011	<i>II</i>	SQRSHRUN	1	0	0	0	1	1			Rn					Rd			0x2F008C00
1014 // UQRSHRN 1 0 0 1 1 1 Rn Rd 0x2F009C00 1015 // UQRSHRN2 1 0 0 1 1 1 Rn Rd 0x2F009C00 1016 // USHLL 1 0 1 0 1 Rn Rd 0x2F00A400 1017 // USHLL2 1 0 1 0 1 Rn Rd 0x2F00A400 1018 // USHLL2 1 1 1 0 0 1 Rn Rd 0x2F00A400 1018 // USHLL2 1 1 1 0 0 1 Rn Rd 0x2F00A400 1018 // UCVTF 1	1012	<i>II</i>	SQRSHRUN2	1	0	0	0	1	1			Rn					Rd			0x2F008C00
1015 // UQRSHRN2 1 0 0 1 1 1 Rn Rd 0x2F009C00 1016 // USHLL 1 0 1 0 1 Rn Rd 0x2F00A400 1017 // USHLL2 1 0 1 0 1 Rn Rd 0x2F00A400 1018 // UCVTF 1 1 1 0 0 1 Rn Rd 0x2F00E400 1019 // FCVTZU 1 1 1 1 1 1 1 Rn Rd 0x2F00E400 1020 // AdvSIMD TBL/TBX 0 len op 0 0 Rn Rd 0x2F00FC00 1020 // AdvSIMD TBL/TBX 0 len op 0 0 Rn Rd 0x0E000000 1021 // TBX 0 0 0 0 Rn Rd 0x0E0000	1013	<i>II</i>	UQSHRN	1	0	0	1	0	1			Rn					Rd			0x2F009400
1016 // USHLL 1 0 1 0 1 Rn Rd 0x2F00A400 1017 // USHLL2 1 0 1 0 1 Rn Rd 0x2F00A400 1018 // UCVTF 1 1 1 0 0 1 Rn Rd 0x2F00E400 1019 // FCVTZU 1 <td< td=""><td>1014</td><td><i>II</i></td><td>UQRSHRN</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td></td><td></td><td>Rn</td><td></td><td></td><td></td><td></td><td>Rd</td><td></td><td></td><td>0x2F009C00</td></td<>	1014	<i>II</i>	UQRSHRN	1	0	0	1	1	1			Rn					Rd			0x2F009C00
1017 // USHLL2 1 0 1 0 0 1 Rn Rd 0x2F00A400 1018 // UCVTF 1 1 1 1 0 0 1 Rn Rd 0x2F00E400 1019 // FCVTZU 1 1 1 1 1 1 1 Rn Rd Rd 0x2F00FC00 1020 // AdvSIMD TBL/TBX 0 len op 0 0 Rn Rn Rd Rd 1021 // TBL 0 0 0 0 0 0 0 Rn Rn Rd 0x0E000000 1022 // TBX 0 0 0 1 0 0 Rn Rn Rd 0x0E001000 1023 // TBL 0 0 1 0 0 Rn Rn Rd 0x0E002000 1024 // TBX 0 0 1 1 0 0 Rn Rn Rd 0x0E003000 1025 // TBL 0 1 0 0 Rn Rn Rd 0x0E004000 1026 // TBX 0 1 0 1 0 0 Rn Rn Rd 0x0E005000 1027 // TBL 0 1 1 0 1 0 Rn Rn Rd 0x0E005000	1015		UQRSHRN2	1	0	0	1	1	1			Rn					Rd			0x2F009C00
1018 // UCVTF 1 1 1 0 0 1 Rn Rd 0x2F00E400 1019 // FCVTZU 1	1016	<i>II</i>	USHLL	1	0	1	0	0	1			Rn					Rd			0x2F00A400
1019 // FCVTZU 1	1017		USHLL2	1	0	1	0	0	1			Rn					Rd			0x2F00A400
1020 // AdvSIMD TBL/TBX 0 len op 0 0 Rn Rd 1021 // TBL 0 0 0 0 0 Rn Rd 0x0E000000 1022 // TBX 0 0 1 0 0 Rn Rd 0x0E001000 1023 // TBL 0 0 1 0 0 Rn Rd 0x0E002000 1024 // TBX 0 0 1 0 0 Rn Rd 0x0E003000 1025 // TBL 0 1 0 0 Rn Rd 0x0E004000 1026 // TBX 0 1 0 0 Rn Rd 0x0E005000 1027 // TBL 0 1 1 0 0 Rn Rd 0x0E005000	1018	<i>II</i>	UCVTF	1	1	1	0	0	1			Rn					Rd			0x2F00E400
1021 // I/ TBL 0 0 0 0 0 0 Rn Rd 0x0E000000 1022 // I/ TBX 0 0 1 0 0 Rn Rd 0x0E001000 1023 // I/ TBL 0 0 1 0 0 Rn Rd 0x0E002000 1024 // I/ TBX 0 0 1 0 0 Rn Rd 0x0E003000 1025 // I/ TBL 0 1 0 0 Rn Rd 0x0E004000 1026 // I/ TBL 0 1 0 0 Rn Rd 0x0E005000 1027 // I/ TBL 0 1 1 0 0 Rn Rd 0x0E006000	1019		FCVTZU	1	1	1	1	1	1			Rn					Rd			0x2F00FC00
1022 // // TBX 0 0 0 1 0 0 Rn Rd 0x0E001000 1023 // // TBL 0 0 1 0 0 Rn Rd 0x0E002000 1024 // TBX 0 0 1 1 0 0 Rn Rd 0x0E003000 1025 // TBL 0 1 0 0 0 Rn Rd 0x0E004000 1026 // TBX 0 1 0 0 0 Rn Rd 0x0E005000 1027 // TBL 0 1 1 0 0 Rn Rd 0x0E006000	1020		AdvSIMD TBL/TBX	0	le	n	ор	0	0			Rn					Rd			
1023 // TBL 0 0 1 0 0 0 Rn Rd 0x0E002000 1024 // TBX 0 0 1 1 0 0 Rn Rd 0x0E003000 1025 // TBL 0 1 0 0 Rn Rd 0x0E004000 1026 // TBX 0 1 0 0 Rn Rd 0x0E005000 1027 // TBL 0 1 1 0 0 Rn Rd 0x0E006000	1021	<i>II</i>	TBL	0	0	0	0	0	0			Rn					Rd			0x0E000000
1024 II TBX 0 0 1 1 0 0 Rn Rd 0x0E003000 1025 II TBL 0 1 0 0 0 Rn Rd 0x0E004000 1026 II TBX 0 1 0 0 Rn Rd 0x0E005000 1027 II TBL 0 1 1 0 0 0 Rn Rd 0x0E006000	1022		TBX	0	0	0	1	0	0								Rd			
1025 II TBL 0 1 0 0 0 0 Rn Rd 0x0E004000 1026 II TBX 0 1 0 0 Rn Rd 0x0E005000 1027 II TBL 0 1 1 0 0 Rn Rd 0x0E006000	1023		TBL	0	0	1	0	0	0								Rd			
1026	1024		TBX	0	0	1	1	0	0								Rd			
1027 // TBL 0 1 1 0 0 0 Rn Rd 0x0E006000	1025		TBL	0	1	0	0	0	0								Rd			
· · · · · · · · · · · · · · · · · · ·	1026		TBX	0	1	0	1	0	0								Rd			
1028 // TBX 0 1 1 1 0 0 Rn Rd 0x0E007000	1027		TBL	0	1	1	0	0	0								Rd			
	1028	<i>II</i>	TBX	0	1	1	1	0	0			Rn					Rd			0x0E007000

1029	1	in_use	Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary	
1031	1029		AdvSIMD ZIP/UZP/TRN	0	o	СОС	de	1	0								Rd				
1032	1030	<i>II</i>	UZP1	0	0	0	1	1	0								Rd				
1033	1031	<i>II</i>	TRN1	0	0	1	0	1	0			Rn					Rd			0x0E002800	
1034	1032		ZIP1	0	0	1	1	1	0								Rd				
1035	1033	<i>II</i>	UZP2	0	1	0	1	1	0			Rn					Rd			0x0E005800	
1036	1034	<i>II</i>	TRN2	0	1	1	0	1	0			Rn					Rd			0x0E006800	
1037	1035	<i>II</i>	ZIP2	0	1	1	1	1	0			Rn					Rd			0x0E007800	
	1036	<i>II</i>	AdvSIMD EXT	0		im	m4		0			Rn					Rd				
1039	1037	<i>II</i>	EXT	0		im	m4		0			Rn					Rd			0x2E000000	
1040	1038		oads and stores																		
1041	1039		AdvSIMD load/store multi		орс	ode		si	ze								Rt				
1042	1040		ST4	0	0	0	0	si	ze								Rt				
1043	1041		ST1	0	0	1	0	si	ze								Rt				
1044	1042	<i>II</i>	ST3	0	1	0	0	si	ze								Rt				
1045 // ST2 1 0 0 0 size Rn Rt 0x0C008000 1046 // ST1 1 0 1 0 size Rn Rt 0x0C400000 1047 // LD4 0 0 0 size Rn Rt 0x0C400000 1048 // LD1 0 0 1 0 size Rn Rt 0x0C402000 1048 // LD1 0 0 1 0 size Rn Rt 0x0C402000 1049 // LD3 0 1 0 size Rn Rt 0x0C404000 1050 // LD1 0 1 1 0 size Rn Rt 0x0C406000 1051 // LD2 1 0 0 0 size Rn Rt 0x0C406000 1053 // AdvSIMD load/store multi	1043		ST1	0	1	1	0	si	ze								Rt				
1046 // ST1 1 0 1 0 size Rn Rt 0x0C00A000 1047 // LD4 0 0 0 size Rn Rt 0x0C40000 1048 // LD1 0 1 0 size Rn Rt 0x0C402000 1049 // LD3 0 1 0 size Rn Rt 0x0C404000 1050 // LD1 0 1 1 0 size Rn Rt 0x0C406000 1051 // LD1 0 1 1 1 size Rn Rt 0x0C407000 1052 // LD2 1 0 0 0 size Rn Rt 0x0C408000 1053 // LD1 1 0 1 0 size Rn Rt 0x0C400000 1054 // AdvSIMD load/store multi opcode	1044	<i>II</i>	ST1	0	1	1	1	si	ze								Rt				
1047	1045		ST2	1	0	0	0	si	ze								Rt				
1048	1046		ST1	1	0	1	0	si	ze								Rt				
1049	1047	<i>II</i>	LD4	0	0	0	0	si	ze								Rt				
1050 // LD1 0 1 1 0 size Rn Rt 0x0C406000 1051 // LD1 0 1 1 1 size Rn Rt 0x0C407000 1052 // LD2 1 0 0 0 size Rn Rt 0x0C408000 1053 // LD1 1 0 1 0 size Rn Rt 0x0C40A000 1054 // AdvSIMD load/store multi opcode size Rn Rt 0x0C800000 1055 // ST4 0 0 0 size Rn Rt 0x0C8000000 1056 // ST3 0 1 0 size Rn Rt 0x0C804000 1058 // ST1 0 1 1 0 size Rn Rt 0x0C806000 1059 // ST2 1 0 0	1048		LD1	0	0	1	0	si	ze								Rt				
1051	1049		LD3	0	1	0	0	si	ze			Rn					Rt				
1052 // LD2 1 0 0 0 size Rn Rt 0x0C408000 1053 // LD1 1 0 1 0 size Rn Rt 0x0C40A000 1054 // AdvSIMD load/store multi opcode size Rn Rt 1055 // ST4 0 0 0 0 size Rn Rt 0x0C800000 1056 // ST1 0 0 1 0 size Rn Rt 0x0C802000 1057 // ST3 0 1 0 size Rn Rt 0x0C804000 1058 // ST1 0 1 1 0 size Rn Rt 0x0C806000 1059 // ST1 0 1 1 1 size Rn Rt 0x0C807000 1060 // ST2 1 0 0 0 size Rn Rt 0x0C808000 1061 // ST1 1 0 1 0 size Rn Rt 0x0C80A000	1050		LD1	0	1	1	0	si	ze								Rt				
1053 // LD1 1 0 1 0 size Rn Rt 0x0C40A000 1054 // AdvSIMD load/store multi opcode size Rn Rt 0x0C800000 1055 // ST4 0 0 0 size Rn Rt 0x0C802000 1056 // ST1 0 1 0 size Rn Rt 0x0C802000 1057 // ST3 0 1 0 size Rn Rt 0x0C804000 1058 // ST1 0 1 1 0 size Rn Rt 0x0C806000 1059 // ST1 0 1 1 size Rn Rt 0x0C807000 1060 // ST2 1 0 0 size Rn Rt 0x0C808000 1061 // ST1 1 0 1 0 size Rn </td <td>1051</td> <td></td> <td>LD1</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>si</td> <td>ze</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Rt</td> <td></td> <td></td> <td></td> <td></td>	1051		LD1	0	1	1	1	si	ze								Rt				
1054 // AdvSIMD load/store multi opcode size Rn Rt 1055 // ST4 0 0 0 size Rn Rt 0x0C800000 1056 // ST1 0 1 0 size Rn Rt 0x0C802000 1057 // ST3 0 1 0 size Rn Rt 0x0C804000 1058 // ST1 0 1 1 0 size Rn Rt 0x0C806000 1059 // ST1 0 1 1 size Rn Rt 0x0C807000 1060 // ST2 1 0 0 size Rn Rt 0x0C808000 1061 // ST1 1 0 1 0 size Rn Rt 0x0C80A000	1052		LD2	1	0	0	0	si	ze								Rt				
1055 // ST4 0 0 0 0 size Rn Rt 0x0C800000 1056 // ST1 0 0 1 0 size Rn Rt 0x0C802000 1057 // ST3 0 1 0 0 size Rn Rt 0x0C804000 1058 // ST1 0 1 1 0 size Rn Rt 0x0C806000 1059 // ST1 0 1 1 1 size Rn Rt 0x0C807000 1060 // ST2 1 0 0 0 size Rn Rt 0x0C808000 1061 // ST1 1 0 1 0 size Rn Rt 0x0C80A000	1053	<i>II</i>	LD1	1	0	1	0	si	ze			Rn					Rt			0x0C40A000	
1056 II ST1 0 0 1 0 size Rn Rt 0x0C802000 1057 II ST3 0 1 0 0 size Rn Rt 0x0C804000 1058 II ST1 0 1 1 0 size Rn Rt 0x0C806000 1059 II ST1 0 1 1 size Rn Rt 0x0C807000 1060 II ST2 1 0 0 size Rn Rt 0x0C808000 1061 II ST1 1 0 1 0 size Rn Rt 0x0C80A000	1054		AdvSIMD load/store multi		орс	ode		si	ze								Rt				
1057 // ST3 0 1 0 0 size Rn Rt 0x0C804000 1058 // ST1 0 1 1 0 size Rn Rt 0x0C806000 1059 // ST1 0 1 1 1 size Rn Rt 0x0C807000 1060 // ST2 1 0 0 0 size Rn Rt 0x0C808000 1061 // ST1 1 0 1 0 size Rn Rt 0x0C80A000	1055		ST4	0	0	0	0	si	ze								Rt				
1058	1056		ST1	0	0	1	0	si	ze								Rt				
1059 // ST1 0 1 1 1 size Rn Rt 0x0C807000 1060 // ST2 1 0 0 size Rn Rt 0x0C808000 1061 // ST1 1 0 1 0 size Rn Rt 0x0C80A000	1057		ST3	0	1	0	0	si	ze								Rt				
1060 // ST2 1 0 0 0 size Rn Rt 0x0C808000 1061 // ST1 1 0 1 0 size Rn Rt 0x0C80A000	1058		ST1	0	1	1	0	si	ze								Rt				
1061	1059		ST1	0	1	1	1	si	ze								Rt				
	1060		ST2	1	0	0	0	si	ze								Rt				
1062 // ST4 0 0 0 0 size Rn Rt 0x0C9F0000	1061	<i>II</i>	ST1	1	0	1	0	si	ze			Rn					Rt				
	1062	<i>II</i>	ST4	0	0	0	0	si	ze			Rn					Rt			0x0C9F0000	

1063	1	in_use	Opcode	15	14	13	12	11 1	0 9	8	7	6	5	4	3	2	1	0	Binary	
1065	1063	_	<u>-</u>	0	0	1	0	size			Rn					Rt				
Note	1064	<i>II</i>	ST3	0	1	0	0	size			Rn					Rt			0x0C9F4000	
1067	1065	<i>II</i>	ST1	0	1	1	0	size			Rn					Rt			0x0C9F6000	
1068	1066	<i>II</i>	ST1	0	1	1	1	size			Rn					Rt			0x0C9F7000	
1069	1067	<i>II</i>	ST2	1	0	0	0	size			Rn					Rt			0x0C9F8000	
1070	1068	<i>II</i>	ST1	1	0	1	0	size			Rn					Rt			0x0C9FA000	
1071	1069	<i>II</i>	LD4	0	0	0	0	size			Rn					Rt			0x0CC00000	
1072	1070	//	LD1	0	0	1	0	size			Rn					Rt			0x0CC02000	
1073	1071	<i>II</i>	LD3	0	1	0	0	size			Rn					Rt			0x0CC04000	
1074	1072		LD1	0	1	1	0	size			Rn					Rt				
1075	1073	<i>II</i>	LD1	0	1	1	1	size			Rn					Rt				
1076	1074		LD2	1	0	0	0	size			Rn					Rt				
1077	1075		LD1	1	0	1	0	size								Rt				
1078 // LD3 0 1 0 0 size Rn Rt 0x0CDF4000 1079 // LD1 0 1 1 0 size Rn Rt 0x0CDF6000 1080 // LD1 0 1 1 size Rn Rt 0x0CDF8000 1081 // LD2 1 0 0 size Rn Rt 0x0CDF8000 1082 // LD1 1 0 1 0 size Rn Rt 0x0CDF8000 1083 // AdvSIMD load/store singl opcode S size Rn Rt 0x0CDFA000 1084 // ST1 0 0 0 - - Rn Rt 0x0D000000 1085 // ST3 0 1 - - - Rn Rt 0x0D000000 1087 // ST3 0 1	1076		LD4	0	0	0	0	size								Rt				
1079	1077	<i>II</i>	LD1	0	0	1	0	size			Rn					Rt				
1080	1078	<i>II</i>	LD3	0	1	0	0	size								Rt				
1081	1079	<i>II</i>	LD1	0	1	1	0	size			Rn					Rt				
1082	1080	<i>II</i>	LD1	0	1	1	1	size			Rn					Rt			0x0CDF7000	
1083	1081		LD2	1	0	0	0	size								Rt				
1084 // ST1 0 0 0 - - - Rn Rt 0x0D0000000 1085 // ST3 0 0 1 - - Rn Rt 0x0D002000 1086 // ST1 0 1 0 - x 0 Rn Rt 0x0D004000 1087 // ST3 0 1 1 - x 0 Rn Rt 0x0D006000 1088 // ST1 1 0 0 - 0 0 Rn Rt 0x0D008000 1089 // ST3 1 0 0 0 1 Rn Rt 0x0D008400 1090 // ST3 1 0 1 - - Rn Rt 0x0D000A000 1091 // ST2 0 0 0 - - - Rn Rt 0x0D200000 <td>1082</td> <td></td> <td>LD1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>size</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Rt</td> <td></td> <td></td> <td>0x0CDFA000</td> <td></td>	1082		LD1	1	0	1	0	size								Rt			0x0CDFA000	
1085 // ST3 0 0 1 - - - Rn Rt 0x0D002000 1086 // ST1 0 1 0 - x 0 Rn Rt 0x0D004000 1087 // ST3 0 1 1 - x 0 Rn Rt 0x0D006000 1088 // ST1 1 0 0 - 0 0 Rn Rt 0x0D008000 1089 // ST1 1 0 0 0 1 Rn Rt 0x0D008400 1090 // ST3 1 0 1 Rn Rt 0x0D000A000 1091 // ST3 1 0 1 Rn Rt 0x0D000A000 1092 // ST2 0 0 0 - - - Rn Rt 0x0D200000 1093 // ST4 0 0 1 - - - Rn Rt 0x0D204000	1083		AdvSIMD load/store sing	gl op	oco	de	S	size								Rt				
1086 II ST1 0 1 0 - x 0 Rn Rt 0x0D004000 1087 II ST3 0 1 1 - x 0 Rn Rt 0x0D006000 1088 II ST1 1 0 0 - 0 0 Rn Rt 0x0D008000 1089 II ST1 1 0 0 0 0 1 Rn Rt 0x0D008400 1090 II ST3 1 0 1 - 0 0 Rn Rt 0x0D00A000 1091 II ST3 1 0 1 0 0 1 Rn Rt 0x0D00A400 1092 II ST2 0 0 0 Rn Rt 0x0D200000 1093 II ST4 0 0 1 Rn Rt 0x0D202000 1094 II ST2 0 1 0 - x 0 Rn Rn Rt 0x0D204000 1095 II ST4 0 1 1 - x 0 Rn Rn Rt 0x0D206000	1084		ST1	0	0	0	-									Rt				
1087 II ST3 0 1 1 - x 0 Rn Rt 0x0D006000 1088 II ST1 1 0 0 - 0 0 Rn Rt 0x0D008000 1089 II ST1 1 0 0 0 0 0 1 Rn Rt 0x0D008400 1090 II ST3 1 0 1 - 0 0 Rn Rt 0x0D00A000 1091 II ST3 1 0 1 0 0 1 Rn Rt 0x0D00A400 1092 II ST2 0 0 0 Rn Rt 0x0D200000 1093 II ST4 0 0 1 Rn Rt 0x0D202000 1094 II ST2 0 1 0 - x 0 Rn Rn Rt 0x0D204000 1095 II ST4 0 1 1 - x 0 Rn Rn Rt 0x0D206000	1085		ST3	0	0	1	-									Rt				
1088 II ST1 1 0 0 - 0 0 Rn Rt 0x0D008000 1089 II ST1 1 0 0 0 0 0 1 Rn Rt 0x0D008400 1090 II ST3 1 0 1 - 0 0 Rn Rt 0x0D00A000 1091 II ST3 1 0 1 0 0 1 Rn Rt 0x0D00A400 1092 II ST2 0 0 0 Rn Rt 0x0D200000 1093 II ST4 0 0 1 - x 0 Rn Rn Rt 0x0D202000 1094 II ST2 0 1 0 - x 0 Rn Rn Rt 0x0D204000 1095 II ST4 0 1 1 - x 0 Rn Rn Rt 0x0D206000	1086		ST1	0	1	0	-	х ()							Rt				
1089 II ST1 1 0 0 0 0 0 1 Rn Rt 0x0D008400 1090 II ST3 1 0 1 - 0 0 Rn Rt 0x0D00A000 1091 II ST3 1 0 1 0 0 1 Rn Rt 0x0D00A400 1092 II ST2 0 0 0 Rn Rt 0x0D200000 1093 II ST4 0 0 1 Rn Rt 0x0D202000 1094 II ST2 0 1 0 - x 0 Rn Rt 0x0D204000 1095 II ST4 0 1 1 - x 0 Rn Rt 0x0D206000	1087		ST3	0	1	1	-	х ()							Rt				
1090 // ST3 1 0 1 - 0 0 Rn Rt 0x0D00A000 1091 // ST3 1 0 1 0 1 Rn Rt 0x0D00A400 1092 // ST2 0 0 0 - - - Rn Rt 0x0D200000 1093 // ST4 0 1 - - - Rn Rt 0x0D202000 1094 // ST2 0 1 0 - x 0 Rn Rt 0x0D204000 1095 // ST4 0 1 1 - x 0 Rn Rt 0x0D206000	1088		ST1	1	0	0	-	0 ()							Rt				
1091 // ST3 1 0 1 0 0 1 Rn Rt 0x0D00A400 1092 // ST2 0 0 0 0 Rn Rt 0x0D200000 1093 // ST4 0 0 1 Rn Rt 0x0D202000 1094 // ST2 0 1 0 - x 0 Rn Rt 0x0D204000 1095 // ST4 0 1 1 - x 0 Rn Rt 0x0D206000	1089		ST1	1	0	0	0	0 1								Rt				
1092 // ST2 0 0 0 - - - Rn Rt 0x0D2000000 1093 // ST4 0 0 1 - - - Rn Rt 0x0D202000 1094 // ST2 0 1 0 - x 0 Rn Rt 0x0D204000 1095 // ST4 0 1 1 - x 0 Rn Rt 0x0D206000	1090			1	0	1	-	0 ()											
1093 II ST4 0 0 1 Rn Rt 0x0D202000 1094 II ST2 0 1 0 - x 0 Rn Rt 0x0D204000 1095 II ST4 0 1 1 - x 0 Rn Rt 0x0D206000	1091			1	0	1	0	0 1												
1094	1092			0	0	0	-													
1095 // ST4 0 1 1 - x 0 Rn Rt 0x0D206000	1093			0	0	1	-													
	1094			0	1	0	-	x ()											
1096 // ST2 1 0 0 - 0 0 Rn Rt 0x0D208000	1095			0	1	1	-													
	1096	<i>II</i>	ST2	1	0	0	-	0 ()		Rn					Rt			0x0D208000	

1	in_use	Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary	
1097	//	ST2	1	0	0	0	0	1			Rn			-		– Rt	-		0x0D208400	
1098	<i>II</i>	ST4	1	0	1	_	0	0			Rn					Rt			0x0D20A000	
1099	<i>II</i>	ST4	1	0	1	0	0	1			Rn					Rt			0x0D20A400	
1100	<i> </i>	LD1	0	0	0	_	_	-			Rn					Rt			0x0D400000	
1101	<i>II</i>	LD3	0	0	1	-	_	-			Rn					Rt			0x0D402000	
1102	<i>II</i>	LD1	0	1	0	-	Х	0			Rn					Rt			0x0D404000	
1103	<i>II</i>	LD3	0	1	1	-	Х	0			Rn					Rt			0x0D406000	
1104	//	LD1	1	0	0	-	0	0			Rn					Rt			0x0D408000	
1105	<i>II</i>	LD1	1	0	0	0	0	1			Rn					Rt			0x0D408400	
1106	<i>II</i>	LD3	1	0	1	-	0	0			Rn					Rt			0x0D40A000	
1107	<i>II</i>	LD3	1	0	1	0	0	1			Rn					Rt			0x0D40A400	
1108	<i>II</i>	LD1R	1	1	0	0	-	-			Rn					Rt			0x0D40C000	
1109	<i>II</i>	LD3R	1	1	1	0	-	-			Rn					Rt			0x0D40E000	
1110	<i>II</i>	LD2	0	0	0	-	-	-			Rn					Rt			0x0D600000	
1111	<i>II</i>	LD4	0	0	1	-	-	-			Rn					Rt			0x0D602000	
1112	<i>II</i>	LD2	0	1	0	-	Х	0			Rn					Rt			0x0D604000	
1113	<i>II</i>	LD4	0	1	1	-	Х	0			Rn					Rt			0x0D606000	
1114	<i>II</i>	LD2	1	0	0	-	0	0			Rn					Rt			0x0D608000	
1115	<i>II</i>	LD2	1	0	0	0	0	1			Rn					Rt			0x0D608400	
1116	<i>II</i>	LD4	1	0	1	-	0	0			Rn					Rt			0x0D60A000	
1117	<i>II</i>	LD4	1	0	1	0	0	1			Rn					Rt			0x0D60A400	
1118	<i>II</i>	LD2R	1	1	0	0	-	-			Rn					Rt			0x0D60C000	
1119	<i>II</i>	LD4R	1	1	1	0	-	-			Rn					Rt			0x0D60E000	
1120	<i>II</i>	AdvSIMD load/store sing	jl op	oco	de	S	si	ze			Rn					Rt				
1121	<i> </i>	ST1	0	0	0	-	-	-			Rn					Rt			0x0D800000	
1122	<i> </i>	ST3	0	0	1	-	-	-			Rn					Rt			0x0D802000	
1123	<i> </i>	ST1	0	1	0	-	Х	0			Rn					Rt			0x0D804000	
1124	<i>II</i>	ST3	0	1	1	-	Х	0			Rn					Rt			0x0D806000	
1125	<i>II</i>	ST1	1	0	0	-	0	0			Rn					Rt			0x0D808000	
1126	<i>II</i>	ST1	1	0	0	0	0	1			Rn					Rt			0x0D808400	
1127	<i>II</i>	ST3	1	0	1	-	0	0			Rn					Rt			0x0D80A000	
1128	<i>II</i>	ST3	1	0	1	0	0	1			Rn					Rt			0x0D80A400	
1129	<i>II</i>	ST1	0	0	0	-	-	-			Rn					Rt			0x0D9F0000	
1130	<i>II</i>	ST3	0	0	1	-	-	-			Rn					Rt			0x0D9F2000	

1	in_use	Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary	
1131	<i>II</i>	ST1	0	1	0	-	Х	0			Rn					Rt			0x0D9F4000	
1132	<i>II</i>	ST3	0	1	1	-	Х	0			Rn					Rt			0x0D9F6000	
1133	<i>II</i>	ST1	1	0	0	-	0	0			Rn					Rt			0x0D9F8000	
1134	<i>II</i>	ST1	1	0	0	0	0	1			Rn					Rt			0x0D9F8400	
1135	<i>II</i>	ST3	1	0	1	-	0	0			Rn					Rt			0x0D9FA000	
1136	<i>II</i>	ST3	1	0	1	0	0	1			Rn					Rt			0x0D9FA400	
1137	<i>II</i>	ST2	0	0	0	-	-	-			Rn					Rt			0x0DA00000	
1138	<i>II</i>	ST4	0	0	1	-	-	-			Rn					Rt			0x0DA02000	
1139	<i>II</i>	ST2	0	1	0	-	Х	0			Rn					Rt			0x0DA04000	
1140	<i>II</i>	ST4	0	1	1	-	Х	0			Rn					Rt			0x0DA06000	
1141	<i>II</i>	ST2	1	0	0	-	0	0			Rn					Rt			0x0DA08000	
1142	<i>II</i>	ST2	1	0	0	0	0	1			Rn					Rt			0x0DA08400	
1143	<i>II</i>	ST4	1	0	1	-	0	0			Rn					Rt			0x0DA0A000	
1144	<i>II</i>	ST4	1	0	1	0	0	1			Rn					Rt			0x0DA0A400	
1145	<i>II</i>	ST2	0	0	0	-	-	-			Rn					Rt			0x0DBF0000	
1146	//	ST4	0	0	1	-	-	-			Rn					Rt			0x0DBF2000	
1147	//	ST2	0	1	0	-	Х	0			Rn					Rt			0x0DBF4000	
1148	//	ST4	0	1	1	-	Х	0			Rn					Rt			0x0DBF6000	
1149	//	ST2	1	0	0	-	0	0			Rn					Rt			0x0DBF8000	
1150	//	ST2	1	0	0	0	0	1			Rn					Rt			0x0DBF8400	
1151	//	ST4	1	0	1	-	0	0			Rn					Rt			0x0DBFA000	
1152	<i>II</i>	ST4	1	0	1	0	0	1			Rn					Rt			0x0DBFA400	
1153	//	LD1	0	0	0	-	-	-			Rn					Rt			0x0DC00000	
1154	//	LD3	0	0	1	-	-	-			Rn					Rt			0x0DC02000	
1155	//	LD1	0	1	0	-	Х	0			Rn					Rt			0x0DC04000	
1156	//	LD3	0	1	1	-	Х	0			Rn					Rt			0x0DC06000	
1157	<i>II</i>	LD1	1	0	0	-	0	0			Rn					Rt			0x0DC08000	
1158	//	LD1	1	0	0	0	0	1			Rn					Rt			0x0DC08400	
1159	//	LD3	1	0	1	-	0	0			Rn					Rt			0x0DC0A000	
1160	<i>II</i>	LD3	1	0	1	0	0	1			Rn					Rt			0x0DC0A400	
1161	<i>II</i>	LD1R	1	1	0	0	-	-			Rn					Rt			0x0DC0C000	
1162	<i>II</i>	LD3R	1	1	1	0	-	-			Rn					Rt			0x0DC0E000	
1163	<i>II</i>	LD1	0	0	0	-	-	-			Rn					Rt			0x0DDF0000	
1164	<i>II</i>	LD3	0	0	1	-	-	-			Rn					Rt			0x0DDF2000	

1	in_use	Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary	
1165	//	LD1	0	1	0	-	Х	0			Rn					Rt			0x0DDF4000	
1166	<i>II</i>	LD3	0	1	1	-	Х	0			Rn					Rt			0x0DDF6000	
1167	<i>II</i>	LD1	1	0	0	-	0	0			Rn					Rt			0x0DDF8000	
1168	<i>II</i>	LD1	1	0	0	0	0	1			Rn					Rt			0x0DDF8400	
1169	<i>II</i>	LD3	1	0	1	-	0	0			Rn					Rt			0x0DDFA000	
1170	<i>II</i>	LD3	1	0	1	0	0	1			Rn					Rt			0x0DDFA400	
1171	<i>II</i>	LD1R	1	1	0	0	-	-			Rn					Rt			0x0DDFC000	
1172	<i>II</i>	LD3R	1	1	1	0	-	-			Rn					Rt			0x0DDFE000	
1173	<i>II</i>	LD2	0	0	0	-	-	-			Rn					Rt			0x0DE00000	
1174	<i>II</i>	LD4	0	0	1	-	-	-			Rn					Rt			0x0DE02000	
1175	<i>II</i>	LD2	0	1	0	-	Х	0			Rn					Rt			0x0DE04000	
1176	<i>II</i>	LD4	0	1	1	-	Х	0			Rn					Rt			0x0DE06000	
1177	<i>II</i>	LD2	1	0	0	-	0	0			Rn					Rt			0x0DE08000	
1178	<i>II</i>	LD2	1	0	0	0	0	1			Rn					Rt			0x0DE08400	
1179	<i>II</i>	LD4	1	0	1	-	0	0			Rn					Rt			0x0DE0A000	
1180	<i>II</i>	LD4	1	0	1	0	0	1			Rn					Rt			0x0DE0A400	
1181	<i>II</i>	LD2R	1	1	0	0	-	-			Rn					Rt			0x0DE0C000	
1182	<i>II</i>	LD4R	1	1	1	0	-	-			Rn					Rt			0x0DE0E000	
1183	<i>II</i>	LD2	0	0	0	-	-	-			Rn					Rt			0x0DFF0000	
1184	<i>II</i>	LD4	0	0	1	-	-	-			Rn					Rt			0x0DFF2000	
1185	<i>II</i>	LD2	0	1	0	-	Х	0			Rn					Rt			0x0DFF4000	
1186	<i>II</i>	LD4	0	1	1	-	Х	0			Rn					Rt			0x0DFF6000	
1187	<i>II</i>	LD2	1	0	0	-	0	0			Rn					Rt			0x0DFF8000	
1188	<i>II</i>	LD2	1	0	0	0	0	1			Rn					Rt			0x0DFF8400	
1189	<i>II</i>	LD4	1	0	1	-	0	0			Rn					Rt			0x0DFFA000	
1190	<i>II</i>	LD4	1	0	1	0	0	1			Rn					Rt			0x0DFFA400	
1191	<i>II</i>	LD2R	1	1	0	0	-	-			Rn					Rt			0x0DFFC000	
1192	<i>II</i>	LD4R	1	1	1	0	-	-			Rn					Rt			0x0DFFE000	

1	in_use Opcode	//Opcode	BINARY O
2	UNALLOCATED	/* UNALLOCATED */	
3	BAD	ARM64Op_bad,	/* 0x0000000BAD
4	Branch, exception gene	er /* Branch,exception generation and syste	m Instruction */
5		ne /* Compare _ Branch (immediate) */	
6	CBZ	ARM64Op_cbz_32_bit,	/* 0x3400000CBZ
7	CBNZ	ARM64Op_cbnz_32_bit,	/* 0x35000000CBN
8	CBZ	ARM64Op_cbz_64_bit,	/* 0xB400000CBZ
9	CBNZ	ARM64Op_cbnz_64_bit,	/* 0xB5000000CBN
10	Test & branch (immedia	ate /* Test & branch (immediate) */	
11	TBZ	ARM64Op_tbz,	/* 0x3600000TBZ
12	TBNZ	ARM64Op_tbnz,	/* 0x3700000TBNZ
13	Conditional branch (im	nε /* Conditional branch (immediate) */	
14	B_cond	ARM64Op_b_cond,	/* 0x54000000B_con
15	Exception generation	/* Exception generation */	
16	SVC	ARM64Op_svc,	/* 0xD4000001SVC
17	HVC	ARM64Op_hvc,	/* 0xD4000002HVC
18	SMC	ARM64Op_smc,	/* 0xD4000003SMC
19	BRK	ARM64Op_brk,	/* 0xD4200000BRK
20	HLT	ARM64Op_hlt,	/* 0xD4400000HLT
21	DCPS1	ARM64Op_dcps1,	/* 0xD4A00001DCPS
22	DCPS2	ARM64Op_dcps2,	/* 0xD4A00002DCPS
23	DCPS3	ARM64Op_dcps3,	/* 0xD4A00003DCPS
24	System	/* System */	
25	MSR	ARM64Op_msr_immediate,	/* 0xD500401FM
26	HINT	ARM64Op_hint,	/* 0xD503201FHINT
27	CLREX	ARM64Op_clrex,	/* 0xD503305FCLREX
28	DSB	ARM64Op_dsb,	/* 0xD503309FDSB
29	DMB	ARM64Op_dmb,	/* 0xD50330BFDMB
30	ISB	ARM64Op_isb,	/* 0xD50330DFISB
31	SYS	ARM64Op_sys,	/* 0xD5080000SYS
32	MSR	ARM64Op_msr_register,	/* 0xD5100000MSF
33	SYSL	ARM64Op_sysI,	/* 0xD5280000SYSL
34	MRS	ARM64Op_mrs,	/* 0xD5300000MRS
35		reç /* Unconditional branch (register) */	
36	BR	ARM64Op_br,	/* 0xD61F0000BR
37	BLR	ARM64Op_blr,	/* 0xD63F0000BLR
38	RET	ARM64Op_ret,	/* 0xD65F0000RET
39	ERET	ARM64Op_eret,	/* 0xD69F03E0ERET

1	in_use	Opcode	//Opcode	BINARY OI
40		DRPS	ARM64Op_drps,	/* 0xD6BF03E0DRPS
41	ι	Jnconditional branch (in	n /* Unconditional branch (immediate) */	
42		В	ARM64Op_b,	/* 0x1400000B */
43		BL	ARM64Op_bl,	/* 0x9400000BL *
44		ids and stores	/* Loads and stores */	
45	L	oad/store exclusive	/* Load/store exclusive */	
46		STXRB	ARM64Op_stxrb,	/* 0x08000000STXRB
47		STLXRB	ARM64Op_stlxrb,	/* 0x08008000STLXRE
48		LDXRB	ARM64Op_ldxrb,	/* 0x08400000LDXRB
49		LDAXRB	ARM64Op_ldaxrb,	/* 0x08408000LDAXR
50		STLRB	ARM64Op_stlrb,	/* 0x08808000STLRB
51		LDARB	ARM64Op_ldarb,	/* 0x08C08000LDARB
52		STXRH	ARM64Op_stxrh,	/* 0x48000000STXRH
53		STLXRH	ARM64Op_stlxrh,	/* 0x48008000STLXRI
54		LDXRH	ARM64Op_ldxrh,	/* 0x48400000LDXRH
55		LDAXRH	ARM64Op_ldaxrh,	/* 0x48408000LDAXR
56		STLRH	ARM64Op_stlrh,	/* 0x48808000STLRH
57		LDARH	ARM64Op_ldarh,	/* 0x48C08000LDARH
58		STXR	ARM64Op_stxr_32_bit,	/* 0x88000000STXF
59		STLXR	ARM64Op_stlxr_32_bit,	/* 0x88008000STLX
60		STXP	ARM64Op_stxp_32_bit,	/* 0x88200000STXF
61		STLXP	ARM64Op_stlxp_32_bit,	/* 0x88208000STLX
62		LDXR	ARM64Op_ldxr_32_bit,	/* 0x88400000LDXF
63		LDAXR	ARM64Op_ldaxr_32_bit,	/* 0x88408000LDA
64		LDXP	ARM64Op_ldxp_32_bit,	/* 0x88600000LDXF
65		LDAXP	ARM64Op_ldaxp_32_bit,	/* 0x88608000LDA
66		STLR	ARM64Op_stlr_32_bit,	/* 0x88808000STLR
67		LDAR	ARM64Op_ldar_32_bit,	/* 0x88C08000LDAF
68		STXR	ARM64Op_stxr_64_bit,	/* 0xC800000STXF
69		STLXR	ARM64Op_stlxr_64_bit,	/* 0xC8008000STLX
70		STXP	ARM64Op_stxp_64_bit,	/* 0xC8200000STX
71		STLXP	ARM64Op_stlxp_64_bit,	/* 0xC8208000STL)
72		LDXR	ARM64Op_ldxr_64_bit,	/* 0xC8400000LDXF
73		LDAXR	ARM64Op_ldaxr_64_bit,	/* 0xC8408000LDA
74		LDXP	ARM64Op_ldxp_64_bit,	/* 0xC8600000LDX
75		LDAXP	ARM64Op_ldaxp_64_bit,	/* 0xC8608000LDA
76		STLR	ARM64Op_stlr_64_bit,	/* 0xC8808000STLR
77		LDAR	ARM64Op_ldar_64_bit,	/* 0xC8C08000LDA

1	in_use	Opcode	//Opcode	BINARY OI
78		Load register (literal)	/* Load register (literal) */	
79		LDR	ARM64Op_ldr_literal_32_bit,	/* 0x18000000LDR
80		LDR	ARM64Op_ldr_literal_SIMD_FP_32_bit,	/* 0x1C0000(
81		LDR	ARM64Op_ldr_literal_64_bit,	/* 0x58000000LDR
82		LDR	ARM64Op_ldr_literal_SIMD_FP_64_bit,	/* 0x5C0000(
83		LDRSW	ARM64Op_ldrsw_literal,	/* 0x98000000LDRS
84		LDR	ARM64Op_ldr_literal_SIMD_FP_128_bit,	/* 0x9C0000
85		PRFM	ARM64Op_prfm_literal,	/* 0xD8000000PRFN
86			oa /* Load/store no-allocate pair (offset) */	, expected in it
87		STNP	ARM64Op_stnp_32_bit,	/* 0x28000000STNI
88		LDNP	ARM64Op_ldnp_32_bit,	/* 0x28400000LDNI
89		STNP	ARM64Op_stnp_SIMD_FP_32_bit,	/* 0x2C00000 /* 0x2C00000
90		LDNP	ARM64Op_ldnp_SIMD_FP_32_bit,	/* 0x2C40000
91		STNP	ARM64Op_stnp_SIMD_FP_64_bit,	/* 0x6C00000
92		LDNP	ARM64Op_ldnp_SIMD_FP_64_bit,	/* 0x6C40000
93		STNP	ARM64Op_stnp_64_bit,	/* 0xA8000000STN
94		LDNP	ARM64Op_ldnp_64_bit,	/* 0xA8400000LDN
95		STNP	ARM64Op_stnp_SIMD_FP_128_bit,	/* 0xAC0000
96		LDNP	ARM64Op_ldnp_SIMD_FP_128_bit,	/* 0xAC4000
97			(r /* Load/store register pair (post-indexed) */	
98		STP	ARM64Op_stp_1_32_bit,	/* 0x28800000STP
99		LDP	ARM64Op_ldp_1_32_bit,	/* 0x28C00000LDF
100		STP	ARM64Op_stp_SIMD_FP_1_32_bit,	/* 0x2C8000(
101		LDP	ARM64Op_ldp_SIMD_FP_1_32_bit,	/* 0x2CC000
102		LDPSW	ARM64Op_ldpsw_Post_index,	/* 0x68C00000L
103		STP	ARM64Op_stp_SIMD_FP_1_64_bit,	/* 0x6C8000(
104		LDP	ARM64Op_ldp_SIMD_FP_1_64_bit,	/* 0x6CC000
105		STP	ARM64Op_stp_1_64_bit,	/* 0xA8800000STF
106		LDP	ARM64Op_ldp_1_64_bit,	/* 0xA8C00000LDF
107		STP	ARM64Op_stp_SIMD_FP_1_128_bit,	/* 0xAC8000
108		LDP	ARM64Op_ldp_SIMD_FP_1_128_bit,	/* 0xACC00(
109		Load/store register pair	(c /* Load/store register pair (offset) */	
110		STP	ARM64Op_stp_2_32_bit,	/* 0x29000000STP
111		LDP	ARM64Op_ldp_2_32_bit,	/* 0x29400000LDP
112		STP	ARM64Op_stp_SIMD_FP_2_32_bit,	/* 0x2D00000

1	in_use	Opcode	//Opcode	BINARY O
113		LDP	ARM64Op_ldp_SIMD_FP_2_32_bit,	/* 0x2D4000(
114		LDPSW	ARM64Op_ldpsw_Signed_offset,	/* 0x69400000L
115		STP	ARM64Op_stp_SIMD_FP_2_64_bit,	/* 0x6D0000(
116		LDP	ARM64Op_ldp_SIMD_FP_2_64_bit,	/* 0x6D4000(
117		STP	ARM64Op_stp_2_64_bit,	/* 0xA900000STF
118		LDP	ARM64Op_ldp_2_64_bit,	/* 0xA940000LDF
119		STP	ARM64Op_stp_SIMD_FP_2_128_bit,	/* 0xAD0000
120		LDP	ARM64Op_ldp_SIMD_FP_2_128_bit,	/* 0xAD4000
121		Load/store regist	er pair (r /* Load/store register pair (pre-indexed) */	
122		STP	ARM64Op_stp_3_32_bit,	/* 0x29800000STP
123		LDP	ARM64Op_ldp_3_32_bit,	/* 0x29C00000LDF
124		STP	ARM64Op_stp_SIMD_FP_3_32_bit,	/* 0x2D8000(
125		LDP	ARM64Op_ldp_SIMD_FP_3_32_bit,	/* 0x2DC000
126		LDPSW	ARM64Op_ldpsw_Pre_index,	/* 0x69C00000L
127		STP	ARM64Op_stp_SIMD_FP_3_64_bit,	/* 0x6D8000(
128		LDP	ARM64Op_ldp_SIMD_FP_3_64_bit,	/* 0x6DC000
129		STP	ARM64Op_stp_3_64_bit,	/* 0xA9800000STF
130		LDP	ARM64Op_ldp_3_64_bit,	/* 0xA9C00000LDF
131		STP	ARM64Op_stp_SIMD_FP_3_128_bit,	/* 0xAD8000
132		LDP	ARM64Op_ldp_SIMD_FP_3_128_bit,	/* 0xADC000
133		Load/store regist	er (unsc: /* Load/store register (unscaled immediate) */	
134		STURB	ARM64Op_sturb,	/* 0x38000000STURB
135		LDURB	ARM64Op_ldurb,	/* 0x38400000LDURB
136		LDURSB	ARM64Op_ldursb_64_bit,	/* 0x38800000LDU
137		LDURSB	ARM64Op_ldursb_32_bit,	/* 0x38C00000LDL
138		STUR	ARM64Op_stur_SIMD_FP_8_bit,	/* 0x3C00000C
139		LDUR	ARM64Op_ldur_SIMD_FP_8_bit,	/* 0x3C40000C
140		STUR	ARM64Op_stur_SIMD_FP_128_bit,	/* 0x3C8000C
141		LDUR	ARM64Op_ldur_SIMD_FP_128_bit,	/* 0x3CC000(
142		STURH	ARM64Op_sturh,	/* 0x78000000STURH
143		LDURH	ARM64Op_ldurh,	/* 0x78400000LDURH
144		LDURSH	ARM64Op_ldursh_64_bit,	/* 0x78800000LDU
145		LDURSH	ARM64Op_ldursh_32_bit,	/* 0x78C00000LDL
146		STUR	ARM64Op_stur_SIMD_FP_16_bit,	/* 0x7C00000
147		LDUR	ARM64Op_ldur_SIMD_FP_16_bit,	/* 0x7C40000
148		STUR	ARM64Op_stur_32_bit,	/* 0xB8000000STUF
149		LDUR	ARM64Op_ldur_32_bit,	/* 0xB8400000LDUF
150		LDURSW	ARM64Op_ldursw,	/* 0xB8800000LDUR

1	in_use	Opcode	//Opcode	BINARY O
151		STUR	ARM64Op_stur_SIMD_FP_32_bit,	/* 0xBC00000
152		LDUR	ARM64Op_ldur_SIMD_FP_32_bit,	/* 0xBC40000
153		STUR	ARM64Op_stur_64_bit,	/* 0xF8000000STUF
154		LDUR	ARM64Op_ldur_64_bit,	/* 0xF8400000LDUF
155		PRFUM	ARM64Op_prfum,	/* 0xF8800000PRFUN
156		STUR	ARM64Op_stur_SIMD_FP_64_bit,	/* 0xFC00000
157		LDUR	ARM64Op_ldur_SIMD_FP_64_bit,	/* 0xFC40000
158		Load/store registe	er (imme /* Load/store register (immediate post-indexed	I) */
159		STRB	ARM64Op_strb_immediate_Post_index,	/* 0x380004
160		LDRB	ARM64Op_ldrb_immediate_Post_index,	/* 0x384004
161		LDRSB	ARM64Op_ldrsb_immediate_1_64_bit,	/* 0x3880040
162		LDRSB	ARM64Op_ldrsb_immediate_1_32_bit,	/* 0x38C004(
163		STR	ARM64Op_str_immediate_SIMD_FP_1_8_bit	, /* 0x3C0
164		LDR	ARM64Op_ldr_immediate_SIMD_FP_1_8_bit	, /* 0x3C4
165		STR	ARM64Op_str_immediate_SIMD_FP_1_128_	bit, /* 0x3C
166		LDR	ARM64Op_ldr_immediate_SIMD_FP_1_128_	bit, /* 0x3C
167		STRH	ARM64Op_strh_immediate_Post_index,	/* 0x780004
168		LDRH	ARM64Op_ldrh_immediate_Post_index,	/* 0x784004
169		LDRSH	ARM64Op_ldrsh_immediate_1_64_bit,	/* 0x7880040
170		LDRSH	ARM64Op_ldrsh_immediate_1_32_bit,	/* 0x78C004(
171		STR	ARM64Op_str_immediate_SIMD_FP_1_16_b	it, /* 0x7C(
172		LDR	ARM64Op_ldr_immediate_SIMD_FP_1_16_b	it, /* 0x7C₄
173		STR	ARM64Op_str_immediate_1_32_bit,	/* 0xB800040(
174		LDR	ARM64Op_ldr_immediate_1_32_bit,	/* 0xB840040(
175		LDRSW	ARM64Op_ldrsw_immediate_Post_index,	/* 0xB8800
176		STR	ARM64Op_str_immediate_SIMD_FP_1_32_b	it, /* 0xBC
177		LDR	ARM64Op_ldr_immediate_SIMD_FP_1_32_b	it, /* 0xBC
178		STR	ARM64Op_str_immediate_1_64_bit,	/* 0xF800040(
179		LDR	ARM64Op_ldr_immediate_1_64_bit,	/* 0xF840040(
180		STR	ARM64Op_str_immediate_SIMD_FP_1_64_b	it, /* 0xFC(
181		LDR	ARM64Op_ldr_immediate_SIMD_FP_1_64_b	it, /* 0xFC ²
182		Load/store regist	er (unpri /* Load/store register (unprivileged) */	
183		STTRB	ARM64Op_sttrb,	/* 0x38000800STTRB
184		LDTRB	ARM64Op_ldtrb,	/* 0x38400800LDTRB
185		LDTRSB	ARM64Op_ldtrsb_64_bit,	/* 0x38800800LDTF
186		LDTRSB	ARM64Op_ldtrsb_32_bit,	/* 0x38C00800LDT
187		STTRH	ARM64Op_sttrh,	/* 0x78000800STTRH
188		LDTRH	ARM64Op_ldtrh,	/* 0x78400800LDTRH

1	in_use	Opcode	//Opcode	BINARY OI
189		LDTRSH	ARM64Op_ldtrsh_64_bit,	/* 0x78800800LDTf
190		LDTRSH	ARM64Op_ldtrsh_32_bit,	/* 0x78C00800LDT
191		STTR	ARM64Op_sttr_32_bit,	/* 0xB8000800STTR
192		LDTR	ARM64Op_ldtr_32_bit,	/* 0xB8400800LDTR
193		LDTRSW	ARM64Op_ldtrsw,	/* 0xB8800800LDTRS
194		STTR	ARM64Op_sttr_64_bit,	/* 0xF8000800STTR
195		LDTR	ARM64Op_ldtr_64_bit,	/* 0xF8400800LDTR
196		Load/store registe	er (imme /* Load/store register (immediate pre-indexed) */	
197		STRB	ARM64Op_strb_immediate_Pre_index,	/* 0x38000C
198		LDRB	ARM64Op_ldrb_immediate_Pre_index,	/* 0x38400C
199		LDRSB	ARM64Op_ldrsb_immediate_2_64_bit,	/* 0x38800C(
200		LDRSB	ARM64Op_ldrsb_immediate_2_32_bit,	/* 0x38C00C
201		STR	ARM64Op_str_immediate_SIMD_FP_2_8_bit,	/* 0x3C0
202		LDR	ARM64Op_ldr_immediate_SIMD_FP_2_8_bit,	/* 0x3C4
203		STR	ARM64Op_str_immediate_SIMD_FP_2_128_bit	, /* 0x3C
204		LDR	ARM64Op_ldr_immediate_SIMD_FP_2_128_bit	, /* 0x3C
205		STRH	ARM64Op_strh_immediate_Pre_index,	/* 0x78000C
206		LDRH	ARM64Op_ldrh_immediate_Pre_index,	/* 0x78400C
207		LDRSH	ARM64Op_ldrsh_immediate_2_64_bit,	/* 0x78800CI
208		LDRSH	ARM64Op_ldrsh_immediate_2_32_bit,	/* 0x78C00C
209		STR	ARM64Op_str_immediate_SIMD_FP_2_16_bit,	/* 0x7C(
210		LDR	ARM64Op_ldr_immediate_SIMD_FP_2_16_bit,	/* 0x7C4
211		STR	ARM64Op_str_immediate_2_32_bit,	/* 0xB8000C0
212		LDR	ARM64Op_ldr_immediate_2_32_bit,	/* 0xB8400C0
213		LDRSW	ARM64Op_ldrsw_immediate_Pre_index,	/* 0xB88000
214		STR	ARM64Op_str_immediate_SIMD_FP_2_32_bit,	/* 0xBC
215		LDR	ARM64Op_ldr_immediate_SIMD_FP_2_32_bit,	/* 0xBC ₁
216		STR	ARM64Op_str_immediate_2_64_bit,	/* 0xF8000C0
217		LDR	ARM64Op_ldr_immediate_2_64_bit,	/* 0xF8400C0
218		STR	ARM64Op_str_immediate_SIMD_FP_2_64_bit,	/* 0xFC(
219		LDR	ARM64Op_ldr_immediate_SIMD_FP_2_64_bit,	/* 0xFC4
220		Load/store registe	er (regis /* Load/store register (register offset) */	
221		STRB	ARM64Op_strb_register,	/* 0x38200800STRE
222		LDRB	ARM64Op_ldrb_register,	/* 0x38600800LDRE
223		LDRSB	ARM64Op_ldrsb_register_64_bit,	/* 0x38A00800L
224		LDRSB	ARM64Op_ldrsb_register_32_bit,	/* 0x38E00800L
225		STR	ARM64Op_str_register_SIMD_FP_8_bit,	/* 0x3C2008
226		LDR	ARM64Op_ldr_register_SIMD_FP_8_bit,	/* 0x3C6008

1	in_use	Opcode	//Opcode	BINARY O
227	_	STR	ARM64Op_str_register_SIMD_FP_128_bit,	/* 0x3CA0(
228		LDR	ARM64Op_ldr_register_SIMD_FP_128_bit,	/* 0x3CE0(
229		STRH	ARM64Op_strh_register,	/* 0x78200800STRF
230		LDRH	ARM64Op_ldrh_register,	/* 0x78600800LDRF
231		LDRSH	ARM64Op_ldrsh_register_64_bit,	/* 0x78A00800L
232		LDRSH	ARM64Op_ldrsh_register_32_bit,	/* 0x78E00800L
233		STR	ARM64Op_str_register_SIMD_FP_16_bit,	/* 0x7C200
234		LDR	ARM64Op_ldr_register_SIMD_FP_16_bit,	/* 0x7C600
235		STR	ARM64Op_str_register_32_bit,	/* 0xB8200800ST
236		LDR	ARM64Op_ldr_register_32_bit,	/* 0xB8600800LD
237		LDRSW	ARM64Op_ldrsw_register,	/* 0xB8A00800LDF
238		STR	ARM64Op_str_register_SIMD_FP_32_bit,	/* 0xBC200
239		LDR	ARM64Op_ldr_register_SIMD_FP_32_bit,	/* 0xBC600
240		STR	ARM64Op_str_register_64_bit,	/* 0xF8200800ST
241		LDR	ARM64Op_ldr_register_64_bit,	/* 0xF8600800LD
242		PRFM	ARM64Op_prfm_register,	/* 0xF8A00800PRF
243		STR	ARM64Op_str_register_SIMD_FP_64_bit,	/* 0xFC200
244		LDR	ARM64Op_ldr_register_SIMD_FP_64_bit,	/* 0xFC600
245		Load/store regis	ter (unsiç /* Load/store register (unsigned immediate) */	
246		STRB	ARM64Op_strb_immediate_Unsigned_offset,	/* 0x3900(
247		LDRB	ARM64Op_ldrb_immediate_Unsigned_offset,	/* 0x3940(
248		LDRSB	ARM64Op_ldrsb_immediate_3_64_bit,	/* 0x3980000
249		LDRSB	ARM64Op_ldrsb_immediate_3_32_bit,	/* 0x39C000(
250		STR	ARM64Op_str_immediate_SIMD_FP_8_bit,	/* 0x3D00
251		LDR	ARM64Op_ldr_immediate_SIMD_FP_8_bit,	/* 0x3D40
252		STR	ARM64Op_str_immediate_SIMD_FP_128_bit,	/* 0x3D8
253		LDR	ARM64Op_ldr_immediate_SIMD_FP_128_bit,	/* 0x3DC
254		STRH	ARM64Op_strh_immediate_Unsigned_offset,	/* 0x7900(
255		LDRH	ARM64Op_ldrh_immediate_Unsigned_offset,	/* 0x7940(
256		LDRSH	ARM64Op_ldrsh_immediate_3_64_bit,	/* 0x798000(
257		LDRSH	ARM64Op_ldrsh_immediate_3_32_bit,	/* 0x79C000(
258		STR	ARM64Op_str_immediate_SIMD_FP_16_bit,	/* 0x7D0(
259		LDR	ARM64Op_ldr_immediate_SIMD_FP_16_bit,	/* 0x7D4(
260		STR	ARM64Op_str_immediate_3_32_bit,	/* 0xB900000(
261		LDR	ARM64Op_ldr_immediate_3_32_bit,	/* 0xB940000(
262		LDRSW	ARM64Op_ldrsw_immediate_Unsigned_offset,	/* 0xB98(
263		STR	ARM64Op_str_immediate_SIMD_FP_32_bit,	/* 0xBD0
264		LDR	ARM64Op_ldr_immediate_SIMD_FP_32_bit,	/* 0xBD4

1	in_use	Opcode	//Opcode	BINARY OI
265		STR	ARM64Op_str_immediate_3_64_bit,	/* 0xF900000(
266		LDR	ARM64Op_ldr_immediate_3_64_bit,	/* 0xF940000(
267		PRFM	ARM64Op_prfm_immediate,	/* 0xF9800000Pf
268		STR	ARM64Op_str_immediate_SIMD_FP_64_bit,	/* 0xFD0(
269		LDR	ARM64Op_ldr_immediate_SIMD_FP_64_bit,	/* 0xFD4(
270	Data	a processing - Imme	9 /* Data processing – Immediate */	
271	P	C-rel. addressing	/* PC-rel. addressing */	
272		ADR	ARM64Op_adr,	/* 0x10000000ADR
273		ADRP	ARM64Op_adrp,	/* 0x90000000ADRP
274	A	dd/subtract (immediate) /* Add/subtract (immediate) */	
275		ADD	ARM64Op_add_immediate_32_bit,	/* 0x1100000(
276		ADDS	ARM64Op_adds_immediate_32_bit,	/* 0x3100000
277		SUB	ARM64Op_sub_immediate_32_bit,	/* 0x51000000
278		SUBS	ARM64Op_subs_immediate_32_bit,	/* 0x7100000
279		ADD	ARM64Op_add_immediate_64_bit,	/* 0x9100000(
280		ADDS	ARM64Op_adds_immediate_64_bit,	/* 0xB100000
281		SUB	ARM64Op_sub_immediate_64_bit,	/* 0xD100000(
282		SUBS	ARM64Op_subs_immediate_64_bit,	/* 0xF100000
283	L	ogical (immediate)	/* Logical (immediate) */	
284		AND	ARM64Op_and_immediate_32_bit,	/* 0x1200000(
285		ORR	ARM64Op_orr_immediate_32_bit,	/* 0x32000000
286		EOR	ARM64Op_eor_immediate_32_bit,	/* 0x52000000
287		ANDS	ARM64Op_ands_immediate_32_bit,	/* 0x7200000
288		AND	ARM64Op_and_immediate_64_bit,	/* 0x9200000(
289		ORR	ARM64Op_orr_immediate_64_bit,	/* 0xB2000000
290		EOR	ARM64Op_eor_immediate_64_bit,	/* 0xD2000000
291		ANDS	ARM64Op_ands_immediate_64_bit,	/* 0xF200000
292	N	love wide (immediate)	/* Move wide (immediate) */	
293		MOVN	ARM64Op_movn_32_bit,	/* 0x12800000MO
294		MOVZ	ARM64Op_movz_32_bit,	/* 0x52800000MO
295		MOVK	ARM64Op_movk_32_bit,	/* 0x72800000MO
296		MOVN	ARM64Op_movn_64_bit,	/* 0x92800000MO
297		MOVZ	ARM64Op_movz_64_bit,	/* 0xD2800000MO
298		MOVK	ARM64Op_movk_64_bit,	/* 0xF2800000MO
299	В	Sitfield	/* Bitfield */	
300		SBFM	ARM64Op_sbfm_32_bit,	/* 0x13000000SBF
301		BFM	ARM64Op_bfm_32_bit,	/* 0x33000000BFM
302		UBFM	ARM64Op_ubfm_32_bit,	/* 0x5300000UBF

1	in_use	Opcode	//Opcode	BINARY OI
303		SBFM	ARM64Op_sbfm_64_bit,	/* 0x93400000SBF
304		BFM	ARM64Op_bfm_64_bit,	/* 0xB3400000BFM
305		UBFM	ARM64Op_ubfm_64_bit,	/* 0xD3400000UBf
306	E	xtract	/* Extract */	
307		EXTR	ARM64Op_extr_32_bit,	/* 0x13800000EXTF
308		EXTR	ARM64Op_extr_64_bit,	/* 0x93C00000EXTF
309	Data	a Processing – regis	s' /* Data Processing – register */	
310	L	ogical (shifted register)	/* Logical (shifted register) */	
311		AND	ARM64Op_and_shifted_register_32_bit,	/* 0x0A00000
312		BIC	ARM64Op_bic_shifted_register_32_bit,	/* 0x0A20000(
313		ORR	ARM64Op_orr_shifted_register_32_bit,	/* 0x2A000000
314		ORN	ARM64Op_orn_shifted_register_32_bit,	/* 0x2A20000
315		EOR	ARM64Op_eor_shifted_register_32_bit,	/* 0x4A00000
316		EON	ARM64Op_eon_shifted_register_32_bit,	/* 0x4A20000
317		ANDS	ARM64Op_ands_shifted_register_32_bit,	/* 0x6A0000(
318		BICS	ARM64Op_bics_shifted_register_32_bit,	/* 0x6A20000
319		AND	ARM64Op_and_shifted_register_64_bit,	/* 0x8A00000
320		BIC	ARM64Op_bic_shifted_register_64_bit,	/* 0x8A20000(
321		ORR	ARM64Op_orr_shifted_register_64_bit,	/* 0xAA00000(
322		ORN	ARM64Op_orn_shifted_register_64_bit,	/* 0xAA20000
323		EOR	ARM64Op_eor_shifted_register_64_bit,	/* 0xCA00000
324		EON	ARM64Op_eon_shifted_register_64_bit,	/* 0xCA2000(
325		ANDS	ARM64Op_ands_shifted_register_64_bit,	/* 0xEA0000
326		BICS	ARM64Op_bics_shifted_register_64_bit,	/* 0xEA20000
327	Α	dd/subtract (shifted reg	ji /* Add/subtract (shifted register) */	
328		ADD	ARM64Op_add_shifted_register_32_bit,	/* 0x0B00000
329		ADDS	ARM64Op_adds_shifted_register_32_bit,	/* 0x2B0000(
330		SUB	ARM64Op_sub_shifted_register_32_bit,	/* 0x4B00000
331		SUBS	ARM64Op_subs_shifted_register_32_bit,	/* 0x6B0000(
332		ADD	ARM64Op_add_shifted_register_64_bit,	/* 0x8B00000
333		ADDS	ARM64Op_adds_shifted_register_64_bit,	/* 0xAB0000
334		SUB	ARM64Op_sub_shifted_register_64_bit,	/* 0xCB0000(
335		SUBS	ARM64Op_subs_shifted_register_64_bit,	/* 0xEB00000
336	Α	dd/subtract (extended i	re/* Add/subtract (extended register) */	
337		ADD	ARM64Op_add_extended_register_32_bit,	/* 0x0B200
338		ADDS	ARM64Op_adds_extended_register_32_bit,	/* 0x2B200
339		SUB	ARM64Op_sub_extended_register_32_bit,	/* 0x4B2000
340		SUBS	ARM64Op_subs_extended_register_32_bit,	/* 0x6B200

1	in_use	Opcode	//Opcode	BINARY OI
341		ADD	ARM64Op_add_extended_register_64_bit,	/* 0x8B200
342		ADDS	ARM64Op_adds_extended_register_64_bit,	/* 0xAB200
343		SUB	ARM64Op_sub_extended_register_64_bit,	/* 0xCB200
344		SUBS	ARM64Op_subs_extended_register_64_bit,	/* 0xEB200
345		Add/subtract (with carry)	/* Add/subtract (with carry) */	
346		ADC	ARM64Op_adc_32_bit,	/* 0x1A000000ADC
347		ADCS	ARM64Op_adcs_32_bit,	/* 0x3A000000ADC
348		SBC	ARM64Op_sbc_32_bit,	/* 0x5A000000SBC
349		SBCS	ARM64Op_sbcs_32_bit,	/* 0x7A000000SBC
350		ADC	ARM64Op_adc_64_bit,	/* 0x9A000000ADC
351		ADCS	ARM64Op_adcs_64_bit,	/* 0xBA000000AD(
352		SBC	ARM64Op_sbc_64_bit,	/* 0xDA000000SBC
353		SBCS	ARM64Op_sbcs_64_bit,	/* 0xFA000000SBC
354		Conditional compare (reg	g /* Conditional compare (register) */	
355		CCMN	ARM64Op_ccmn_register_32_bit,	/* 0x3A400000
356		CCMN	ARM64Op_ccmn_register_64_bit,	/* 0xBA400000
357		CCMP	ARM64Op_ccmp_register_32_bit,	/* 0x7A400000
358		CCMP	ARM64Op_ccmp_register_64_bit,	/* 0xFA400000
359		Conditional compare (im	r /* Conditional compare (immediate) */	
360		CCMN	ARM64Op_ccmn_immediate_32_bit,	/* 0x3A4008(
361		CCMN	ARM64Op_ccmn_immediate_64_bit,	/* 0xBA4008(
362		CCMP	ARM64Op_ccmp_immediate_32_bit,	/* 0x7A4008(
363		CCMP	ARM64Op_ccmp_immediate_64_bit,	/* 0xFA4008(
364		Conditional select	/* Conditional select */	
365		CSEL	ARM64Op_csel_32_bit,	/* 0x1A800000CSE
366		CSINC	ARM64Op_csinc_32_bit,	/* 0x1A800400CSI
367		CSINV	ARM64Op_csinv_32_bit,	/* 0x5A800000CSII
368		CSNEG	ARM64Op_csneg_32_bit,	/* 0x5A800400CSI
369		CSEL	ARM64Op_csel_64_bit,	/* 0x9A800000CSE
370		CSINC	ARM64Op_csinc_64_bit,	/* 0x9A800400CSII
371		CSINV	ARM64Op_csinv_64_bit,	/* 0xDA800000CSI
372		CSNEG	ARM64Op_csneg_64_bit,	/* 0xDA800400CS
373		Data-processing (3 source	· /* Data-processing (3 source) */	
374		MADD	ARM64Op_madd_32_bit,	/* 0x1B000000MA
375		MADD	ARM64Op_madd_64_bit,	/* 0x9B000000MA
376		SMADDL	ARM64Op_smaddl,	/* 0x9B200000SMAE
377		UMADDL	ARM64Op_umaddl,	/* 0x9BA00000UMAI
378		MSUB	ARM64Op_msub_32_bit,	/* 0x1B008000MS

1	in_use	Opcode	//Opcode	BINARY O
379		MSUB	ARM64Op_msub_64_bit,	/* 0x9B008000MS
380		SMSUBL	ARM64Op_smsubl,	/* 0x9B208000SMSL
381		UMSUBL	ARM64Op_umsubl,	/* 0x9BA08000UMSl
382		SMULH	ARM64Op_smulh,	/* 0x9B40000SMUL
383		UMULH	ARM64Op_umulh,	/* 0x9BC00000UMUL
384		Data-processing (2	2 sourc /* Data-processing (2 source) */	
385		CRC32X	ARM64Op_crc32x,	/* 0x9AC04C00CRC3
386		CRC32CX	ARM64Op_crc32cx,	/* 0x9AC05C00CRC
387		CRC32B	ARM64Op_crc32b,	/* 0x1AC04000CRC3
388		CRC32CB	ARM64Op_crc32cb,	/* 0x1AC05000CRC3
389		CRC32H	ARM64Op_crc32h,	/* 0x1AC04400CRC3
390		CRC32CH	ARM64Op_crc32ch,	/* 0x1AC05400CRC3
391		CRC32W	ARM64Op_crc32w,	/* 0x1AC04800CRC3
392		CRC32CW	ARM64Op_crc32cw,	/* 0x1AC05800CRC
393		UDIV	ARM64Op_udiv_32_bit,	/* 0x1AC00800UDI\
394		UDIV	ARM64Op_udiv_64_bit,	/* 0x9AC00800UDI\
395		SDIV	ARM64Op_sdiv_32_bit,	/* 0x1AC00C00SDI\
396		SDIV	ARM64Op_sdiv_64_bit,	/* 0x9AC00C00SDI\
397		LSLV	ARM64Op_lslv_32_bit,	/* 0x1AC02000LSLV
398		LSLV	ARM64Op_lslv_64_bit,	/* 0x9AC02000LSLV
399		LSRV	ARM64Op_lsrv_32_bit,	/* 0x1AC02400LSR\
400		LSRV	ARM64Op_lsrv_64_bit,	/* 0x9AC02400LSR\
401		ASRV	ARM64Op_asrv_32_bit,	/* 0x1AC02800ASR
402		ASRV	ARM64Op_asrv_64_bit,	/* 0x9AC02800ASR
403		RORV	ARM64Op_rorv_32_bit,	/* 0x1AC02C00ROF
404		RORV	ARM64Op_rorv_64_bit,	/* 0x9AC02C00ROF
405		Data-processing (1	sourc /* Data-processing (1 source) */	
406		RBIT	ARM64Op_rbit_32_bit,	/* 0x5AC00000RBIT
407		RBIT	ARM64Op_rbit_64_bit,	/* 0xDAC00000RBIT
408		CLZ	ARM64Op_clz_32_bit,	/* 0x5AC01000CLZ
409		CLZ	ARM64Op_clz_64_bit,	/* 0xDAC01000CLZ
410		CLS	ARM64Op_cls_32_bit,	/* 0x5AC01400CLS
411		CLS	ARM64Op_cls_64_bit,	/* 0xDAC01400CLS
412		REV	ARM64Op_rev_32_bit,	/* 0x5AC00800REV
413		REV	ARM64Op_rev_64_bit,	/* 0xDAC00C00RE\
414		REV16	ARM64Op_rev16_64_bit,	/* 0xDAC00400RE
415		REV16	ARM64Op_rev16_32_bit,	/* 0x5AC00400RE\
416		REV32	ARM64Op_rev32,	/* 0xDAC00800REV3:

1	in_use	Opcode	//Opcode	BINARY O
417	// D	ata Processing – SI	MD /* Data Processing – SIMD and floating point */	
418	<i>II</i>	Floating-point<->fixed	I-po /* Floating-point<->fixed-point conversions */	
419	<i>II</i>	SCVTF	//ARM64Op_scvtf_scalar_fixed_point_32_bit_to_single	gle_precision, /* (
420	<i>II</i>	UCVTF	//ARM64Op_ucvtf_scalar_fixed_point_32_bit_to_sin	gle_precision, /* (
421	<i>II</i>	FCVTZS	//ARM64Op_fcvtzs_scalar_fixed_point_Single_preci	sion_to_32_bit, /*
422	<i>II</i>	FCVTZU	//ARM64Op_fcvtzu_scalar_fixed_point_Single_preci	ision_to_32_bit, /*
423	<i>II</i>	SCVTF	//ARM64Op_scvtf_scalar_fixed_point_32_bit_to_dou	uble_precision, /*
424	<i>II</i>	UCVTF	//ARM64Op_ucvtf_scalar_fixed_point_32_bit_to_doi	uble_precision, /*
425	<i>II</i>	FCVTZS	//ARM64Op_fcvtzs_scalar_fixed_point_Double_pred	cision_to_32_bit, /
426	<i>II</i>	FCVTZU	//ARM64Op_fcvtzu_scalar_fixed_point_Double_pred	cision_to_32_bit, /
427	<i>II</i>	SCVTF	//ARM64Op_scvtf_scalar_fixed_point_64_bit_to_single	gle_precision, /* (
428	<i>II</i>	UCVTF	//ARM64Op_ucvtf_scalar_fixed_point_64_bit_to_sin	gle_precision, /* (
429	<i>II</i>	FCVTZS	//ARM64Op_fcvtzs_scalar_fixed_point_Single_preci	sion_to_64_bit, /*
430	<i>II</i>	FCVTZU	//ARM64Op_fcvtzu_scalar_fixed_point_Single_preci	sion_to_64_bit, /*
431	<i>II</i>	SCVTF	//ARM64Op_scvtf_scalar_fixed_point_64_bit_to_dou	uble_precision, /*
432	<i>II</i>	UCVTF	//ARM64Op_ucvtf_scalar_fixed_point_64_bit_to_doi	uble_precision, /*
433	<i>II</i>	FCVTZS	//ARM64Op_fcvtzs_scalar_fixed_point_Double_pred	cision_to_64_bit, /
434	<i>II</i>	FCVTZU	//ARM64Op_fcvtzu_scalar_fixed_point_Double_pred	cision_to_64_bit, /
435	<i>II</i>	Floating-point condition	onal /* Floating-point conditional compare */	
436	<i>II</i>	FCCMP	//ARM64Op_fccmp_Single_precision,	/* 0x1E2004(
437	<i>II</i>	FCCMPE	//ARM64Op_fccmpe_Single_precision,	/* 0x1E2004
438	<i>II</i>	FCCMP	//ARM64Op_fccmp_Double_precision,	/* 0x1E6004
439	<i>II</i>	FCCMPE	//ARM64Op_fccmpe_Double_precision,	/* 0x1E6004
440	<i>II</i>	Floating-point data-pr	oce /* Floating-point data-processing (2 source) */	
441	<i>II</i>	FMUL	//ARM64Op_fmul_scalar_Single_precision,	/* 0x1E200
442	<i>II</i>	FDIV	//ARM64Op_fdiv_scalar_Single_precision,	/* 0x1E2018
443	<i>II</i>	FADD	//ARM64Op_fadd_scalar_Single_precision,	/* 0x1E202
444	<i>II</i>	FSUB	//ARM64Op_fsub_scalar_Single_precision,	/* 0x1E203
445	<i>II</i>	FMAX	//ARM64Op_fmax_scalar_Single_precision,	/* 0x1E204
446	<i>II</i>	FMIN	//ARM64Op_fmin_scalar_Single_precision,	/* 0x1E205
447	<i>II</i>	FMAXNM	//ARM64Op_fmaxnm_scalar_Single_precision,	/* 0x1E2
448	<i>II</i>	FMINNM	//ARM64Op_fminnm_scalar_Single_precision,	/* 0x1E20
449	<i>II</i>	FNMUL	//ARM64Op_fnmul_Single_precision,	/* 0x1E20880
450	<i>II</i>	FMUL	//ARM64Op_fmul_scalar_Double_precision,	/* 0x1E60(

1	in_use	Opcode	//Opcode	BINARY OI
451	<i>II</i>	FDIV	//ARM64Op_fdiv_scalar_Double_precision,	/* 0x1E601
452	<i>II</i>	FADD	//ARM64Op_fadd_scalar_Double_precision,	/* 0x1E60
453	<i>II</i>	FSUB	//ARM64Op_fsub_scalar_Double_precision,	/* 0x1E600
454	<i>II</i>	FMAX	//ARM64Op_fmax_scalar_Double_precision,	/* 0x1E60
455	<i>II</i>	FMIN	//ARM64Op_fmin_scalar_Double_precision,	/* 0x1E60{
456	<i>II</i>	FMAXNM	//ARM64Op_fmaxnm_scalar_Double_precision,	/* 0x1E€
457	<i>II</i>	FMINNM	//ARM64Op_fminnm_scalar_Double_precision,	/* 0x1E6
458	<i>II</i>	FNMUL	//ARM64Op_fnmul_Double_precision,	/* 0x1E6088
459	<i>II</i>	Floating-point condition	nal /* Floating-point conditional select */	
460	<i>II</i>	FCSEL	//ARM64Op_fcsel_Single_precision,	/* 0x1E200C00
461	<i>II</i>	FCSEL	//ARM64Op_fcsel_Double_precision,	/* 0x1E600C0
462	<i>II</i>	Floating-point immedia	te /* Floating-point immediate */	
463	<i>II</i>	FMOV	//ARM64Op_fmov_scalar_immediate_Single_precision,	/* 0x1
464	<i>II</i>	FMOV	//ARM64Op_fmov_scalar_immediate_Double_precision	, /* 0x
465	<i>II</i>	Floating-point compare	/* Floating-point compare */	
466	<i>II</i>	FCMP	//ARM64Op_fcmp_Single_precision,	/* 0x1E20200
467	<i>II</i>	FCMP	//ARM64Op_fcmp_Single_precision_zero,	/* 0x1E202
468	<i>II</i>	FCMPE	//ARM64Op_fcmpe_Single_precision,	/* 0x1E2020 ⁻
469	<i>II</i>	FCMPE	//ARM64Op_fcmpe_Single_precision_zero,	/* 0x1E202
470	<i>II</i>	FCMP	//ARM64Op_fcmp_Double_precision,	/* 0x1E6020
471	<i>II</i>	FCMP	//ARM64Op_fcmp_Double_precision_zero,	/* 0x1E60
472	<i>II</i>	FCMPE	//ARM64Op_fcmpe_Double_precision,	/* 0x1E6020
473	<i>II</i>	FCMPE	//ARM64Op_fcmpe_Double_precision_zero,	/* 0x1E6C
474	<i>II</i>	Floating-point data-pro	ce /* Floating-point data-processing (1 source) */	
475	<i>II</i>	FMOV	//ARM64Op_fmov_register_Single_precision,	/* 0x1E204
476	<i>II</i>	FABS	//ARM64Op_fabs_scalar_Single_precision,	/* 0x1E20C
477	<i>II</i>	FNEG	//ARM64Op_fneg_scalar_Single_precision,	/* 0x1E214
478	<i>II</i>	FSQRT	//ARM64Op_fsqrt_scalar_Single_precision,	/* 0x1E21C
479	<i>II</i>	FCVT	//ARM64Op_fcvt_Single_precision_to_double_precision	, /* 0x1
480	<i>II</i>	FCVT	//ARM64Op_fcvt_Single_precision_to_half_precision,	/* 0x1E2
481	<i>II</i>	FRINTN	//ARM64Op_frintn_scalar_Single_precision,	/* 0x1E244(
482	<i>II</i>	FRINTP	//ARM64Op_frintp_scalar_Single_precision,	/* 0x1E24C
483	<i>II</i>	FRINTM	//ARM64Op_frintm_scalar_Single_precision,	/* 0x1E254
484	<i>II</i>	FRINTZ	//ARM64Op_frintz_scalar_Single_precision,	/* 0x1E25C(

1	in_use	Opcode	//Opcode B	INARY OI
485	<i>II</i>	FRINTA	//ARM64Op_frinta_scalar_Single_precision,	/* 0x1E264(
486	<i>II</i>	FRINTX	//ARM64Op_frintx_scalar_Single_precision,	/* 0x1E274(
487	<i>II</i>	FRINTI	//ARM64Op_frinti_scalar_Single_precision,	/* 0x1E27C0
488	<i>II</i>	FMOV	//ARM64Op_fmov_register_Double_precision,	/* 0x1E60
489	<i>II</i>	FABS	//ARM64Op_fabs_scalar_Double_precision,	/* 0x1E600
490	<i>II</i>	FNEG	//ARM64Op_fneg_scalar_Double_precision,	/* 0x1E61،
491	<i>II</i>	FSQRT	//ARM64Op_fsqrt_scalar_Double_precision,	/* 0x1E61C
492	<i>II</i>	FCVT	//ARM64Op_fcvt_Double_precision_to_single_precision,	/* 0x1
493	<i>II</i>	FCVT	//ARM64Op_fcvt_Double_precision_to_half_precision,	/* 0x1E
494	<i>II</i>	FRINTN	//ARM64Op_frintn_scalar_Double_precision,	/* 0x1E644
495	<i>II</i>	FRINTP	//ARM64Op_frintp_scalar_Double_precision,	/* 0x1E64C
496	<i>II</i>	FRINTM	//ARM64Op_frintm_scalar_Double_precision,	/* 0x1E65 ₄
497	<i>II</i>	FRINTZ	//ARM64Op_frintz_scalar_Double_precision,	/* 0x1E65C
498	<i>II</i>	FRINTA	//ARM64Op_frinta_scalar_Double_precision,	/* 0x1E664
499	<i>II</i>	FRINTX	//ARM64Op_frintx_scalar_Double_precision,	/* 0x1E674
500	<i>II</i>	FRINTI	//ARM64Op_frinti_scalar_Double_precision,	/* 0x1E67C
501	<i>II</i>	FCVT	//ARM64Op_fcvt_Half_precision_to_single_precision,	/* 0x1EI
502	<i>II</i>	FCVT	//ARM64Op_fcvt_Half_precision_to_double_precision,	/* 0x1E
503	<i>II</i>	Floating-point<->i	nteger (/* Floating-point<->integer conversions */	
504	<i>II</i>	FCVTNS	//ARM64Op_fcvtns_scalar_Single_precision_to_32_bit,	/* 0x1E
505	<i>II</i>	FCVTNU	//ARM64Op_fcvtnu_scalar_Single_precision_to_32_bit,	/* 0x1E
506	<i>II</i>	SCVTF	//ARM64Op_scvtf_scalar_integer_32_bit_to_single_preci	sion, /* 0x
507	<i>II</i>	UCVTF	//ARM64Op_ucvtf_scalar_integer_32_bit_to_single_prec	ision, /* 0x
508	<i>II</i>	FCVTAS	//ARM64Op_fcvtas_scalar_Single_precision_to_32_bit,	/* 0x1E
509	<i>II</i>	FCVTAU	//ARM64Op_fcvtau_scalar_Single_precision_to_32_bit,	/* 0x1E
510	<i>II</i>	FMOV	//ARM64Op_fmov_general_Single_precision_to_32_bit,	/* 0x1
511	<i>II</i>	FMOV	//ARM64Op_fmov_general_32_bit_to_single_precision,	/* 0x1
512	<i>II</i>	FCVTPS	//ARM64Op_fcvtps_scalar_Single_precision_to_32_bit,	/* 0x1E
513	<i>II</i>	FCVTPU	//ARM64Op_fcvtpu_scalar_Single_precision_to_32_bit,	/* 0x1E
514	II .	FCVTMS	//ARM64Op_fcvtms_scalar_Single_precision_to_32_bit,	/* 0x1
515	II .	FCVTMU	//ARM64Op_fcvtmu_scalar_Single_precision_to_32_bit,	/* 0x1
516	<i>II</i>	FCVTZS	//ARM64Op_fcvtzs_scalar_integer_Single_precision_to_	32_bit, /* 0
517	<i>II</i>	FCVTZU	//ARM64Op_fcvtzu_scalar_integer_Single_precision_to_	32_bit, /* 0
518	<i>II</i>	FCVTNS	//ARM64Op_fcvtns_scalar_Double_precision_to_32_bit,	/* 0x1

1	in_use	Opcode	//Opcode BINARY O
519	<i>II</i>	FCVTNU	//ARM64Op_fcvtnu_scalar_Double_precision_to_32_bit, /* 0x1
520	<i>II</i>	SCVTF	//ARM64Op_scvtf_scalar_integer_32_bit_to_double_precision, /* 0
521	<i>II</i>	UCVTF	//ARM64Op_ucvtf_scalar_integer_32_bit_to_double_precision, /* 0
522	<i>II</i>	FCVTAS	//ARM64Op_fcvtas_scalar_Double_precision_to_32_bit, /* 0x1
523	<i>II</i>	FCVTAU	//ARM64Op_fcvtau_scalar_Double_precision_to_32_bit, /* 0x1
524	<i>II</i>	FCVTPS	//ARM64Op_fcvtps_scalar_Double_precision_to_32_bit, /* 0x1
525	<i>II</i>	FCVTPU	//ARM64Op_fcvtpu_scalar_Double_precision_to_32_bit, /* 0x1
526	<i>II</i>	FCVTMS	//ARM64Op_fcvtms_scalar_Double_precision_to_32_bit, /* 0x ⁻
527	<i>II</i>	FCVTMU	//ARM64Op_fcvtmu_scalar_Double_precision_to_32_bit, /* 0x
528	<i>II</i>	FCVTZS	//ARM64Op_fcvtzs_scalar_integer_Double_precision_to_32_bit, /* (
529	<i>II</i>	FCVTZU	//ARM64Op_fcvtzu_scalar_integer_Double_precision_to_32_bit, /* (
530	<i>II</i>	FCVTNS	//ARM64Op_fcvtns_scalar_Single_precision_to_64_bit, /* 0x9E
531	<i>II</i>	FCVTNU	//ARM64Op_fcvtnu_scalar_Single_precision_to_64_bit, /* 0x9I
532	<i>II</i>	SCVTF	//ARM64Op_scvtf_scalar_integer_64_bit_to_single_precision, /* 0x
533	<i>II</i>	UCVTF	//ARM64Op_ucvtf_scalar_integer_64_bit_to_single_precision, /* 0x
534	<i>II</i>	FCVTAS	//ARM64Op_fcvtas_scalar_Single_precision_to_64_bit, /* 0x9E
535	<i>II</i>	FCVTAU	//ARM64Op_fcvtau_scalar_Single_precision_to_64_bit, /* 0x9I
536	<i>II</i>	FCVTPS	//ARM64Op_fcvtps_scalar_Single_precision_to_64_bit, /* 0x9E
537	<i>II</i>	FCVTPU	//ARM64Op_fcvtpu_scalar_Single_precision_to_64_bit, /* 0x9I
538	<i>II</i>	FCVTMS	//ARM64Op_fcvtms_scalar_Single_precision_to_64_bit, /* 0x9
539	<i>II</i>	FCVTMU	//ARM64Op_fcvtmu_scalar_Single_precision_to_64_bit, /* 0x9
540	<i>II</i>	FCVTZS	//ARM64Op_fcvtzs_scalar_integer_Single_precision_to_64_bit, /* 0
541	<i>II</i>	FCVTZU	//ARM64Op_fcvtzu_scalar_integer_Single_precision_to_64_bit, /* 0
542	<i>II</i>	FCVTNS	//ARM64Op_fcvtns_scalar_Double_precision_to_64_bit, /* 0x9
543	<i>II</i>	FCVTNU	//ARM64Op_fcvtnu_scalar_Double_precision_to_64_bit, /* 0x9
544	<i>II</i>	SCVTF	//ARM64Op_scvtf_scalar_integer_64_bit_to_double_precision, /* 0
545	<i>II</i>	UCVTF	//ARM64Op_ucvtf_scalar_integer_64_bit_to_double_precision, /* 0
546	<i>II</i>	FCVTAS	//ARM64Op_fcvtas_scalar_Double_precision_to_64_bit, /* 0x9
547	<i>II</i>	FCVTAU	//ARM64Op_fcvtau_scalar_Double_precision_to_64_bit, /* 0x9
548	<i>II</i>	FMOV	//ARM64Op_fmov_general_Double_precision_to_64_bit, /* 0x
549		FMOV	//ARM64Op_fmov_general_64_bit_to_double_precision, /* 0x!
550		FCVTPS	//ARM64Op_fcvtps_scalar_Double_precision_to_64_bit, /* 0x9
551		FCVTPU	//ARM64Op_fcvtpu_scalar_Double_precision_to_64_bit, /* 0x9
552	<i>II</i>	FCVTMS	//ARM64Op_fcvtms_scalar_Double_precision_to_64_bit, /* 0x9

1	in_use	Opcode	//Opcode	BINARY OI
553	<i>II</i>	FCVTMU	//ARM64Op_fcvtmu_scalar_Double_precision	n_to_64_bit, /* 0x!
554	<i>II</i>	FCVTZS	//ARM64Op_fcvtzs_scalar_integer_Double_p	precision_to_64_bit, /* (
555	<i>II</i>	FCVTZU	//ARM64Op_fcvtzu_scalar_integer_Double_p	precision_to_64_bit, /* (
556	<i>II</i>	FMOV	//ARM64Op_fmov_general_Top_half_of_128	_bit_to_64_bit, /* 0
557	<i>II</i>	FMOV	//ARM64Op_fmov_general_64_bit_to_top_ha	alf_of_128_bit, /* 0>
558	<i>II</i>	Floating-point data-p	<pre>proce /* Floating-point data-processing (3 source) *</pre>	I
559	<i>II</i>	FMADD	//ARM64Op_fmadd_Single_precision,	/* 0x1F0000(
560	<i>II</i>	FMSUB	//ARM64Op_fmsub_Single_precision,	/* 0x1F0080(
561	<i>II</i>	FNMADD	//ARM64Op_fnmadd_Single_precision,	/* 0x1F2000
562	<i>II</i>	FNMSUB	//ARM64Op_fnmsub_Single_precision,	/* 0x1F2080
563	<i>II</i>	FMADD	//ARM64Op_fmadd_Double_precision,	/* 0x1F400C
564	<i>II</i>	FMSUB	//ARM64Op_fmsub_Double_precision,	/* 0x1F4080
565	<i>II</i>	FNMADD	//ARM64Op_fnmadd_Double_precision,	/* 0x1F600
566	<i>II</i>	FNMSUB	//ARM64Op_fnmsub_Double_precision,	/* 0x1F6080
567	<i>II</i>	AdvSIMD scalar thre	e sar /* AdvSIMD scalar three same */	
568	<i>II</i>	SQADD	//ARM64Op_sqadd_Scalar,	/* 0x5E200C00S
569	<i>II</i>	SQSUB	//ARM64Op_sqsub_Scalar,	/* 0x5E202C00S
570	<i>II</i>	CMGT	//ARM64Op_cmgt_register_Scalar,	/* 0x5E20340(
571	<i>II</i>	CMGE	//ARM64Op_cmge_register_Scalar,	/* 0x5E203C0
572	<i>II</i>	SSHL	//ARM64Op_sshl_Scalar,	/* 0x5E204400SSI
573	<i>II</i>	SQSHL	//ARM64Op_sqshl_register_Scalar,	/* 0x5E204C0(
574	<i>II</i>	SRSHL	//ARM64Op_srshl_Scalar,	/* 0x5E205400SR
575	<i>II</i>	SQRSHL	//ARM64Op_sqrshl_Scalar,	/* 0x5E205C00S(
576	<i>II</i>	ADD	//ARM64Op_add_vector_Scalar,	/* 0x5E208400
577	<i>II</i>	CMTST	//ARM64Op_cmtst_Scalar,	/* 0x5E208C00CI
578	<i>II</i>	SQDMULH	//ARM64Op_sqdmulh_vector_Scalar,	/* 0x5E20B4
579	<i>II</i>	FMULX	//ARM64Op_fmulx_Scalar,	/* 0x5E20DC00Ff
580	<i>II</i>	FCMEQ	//ARM64Op_fcmeq_register_Scalar,	/* 0x5E20E40
581	<i>II</i>	FRECPS	//ARM64Op_frecps_Scalar,	/* 0x5E20FC00Ff
582	<i>II</i>	FRSQRTS	//ARM64Op_frsqrts_Scalar,	/* 0x5EA0FC00FF
583	<i>II</i>	UQADD	//ARM64Op_uqadd_Scalar,	/* 0x7E200C00U
584	<i> </i>	UQSUB	//ARM64Op_uqsub_Scalar,	/* 0x7E202C00U
585	<i> </i>	CMHI	//ARM64Op_cmhi_register_Scalar,	/* 0x7E203400
586	<i>II</i>	CMHS	//ARM64Op_cmhs_register_Scalar,	/* 0x7E203C0

1	in_use	Opcode	//Opcode	BINARY O
587	<i>II</i>	USHL	//ARM64Op_ushl_Scalar,	/* 0x7E204400US
588	<i>II</i>	UQSHL	//ARM64Op_uqshl_register_Scalar,	/* 0x7E204C00
589	<i>II</i>	URSHL	//ARM64Op_urshl_Scalar,	/* 0x7E205400UR
590	<i>II</i>	UQRSHL	//ARM64Op_uqrshl_Scalar,	/* 0x7E205C00U(
591	<i>II</i>	SUB	//ARM64Op_sub_vector_Scalar,	/* 0x7E208400
592	<i>II</i>	CMEQ	//ARM64Op_cmeq_register_Scalar,	/* 0x7E208CC
593	<i>II</i>	SQRDMULH	//ARM64Op_sqrdmulh_vector_Scalar,	/* 0x7E20B4
594	<i>II</i>	FCMGE	//ARM64Op_fcmge_register_Scalar,	/* 0x7E20E40
595	<i>II</i>	FACGE	//ARM64Op_facge_Scalar,	/* 0x7E20EC00F/
596	<i>II</i>	FABD	//ARM64Op_fabd_Scalar,	/* 0x7EA0D400F <i>A</i>
597	<i>II</i>	FCMGT	//ARM64Op_fcmgt_register_Scalar,	/* 0x7EA0E40
598	<i>II</i>	FACGT	//ARM64Op_facgt_Scalar,	/* 0x7EA0EC00F <i>F</i>
599	<i>II</i>	AdvSIMD scalar thre	ee diff /* AdvSIMD scalar three different */	
600	<i>II</i>	SQDMLAL	//ARM64Op_sqdmlal_vector_Scalar,	/* 0x5E20900
601	<i>II</i>	SQDMLAL2	//ARM64Op_sqdmlal2_vector_Scalar,	/* 0x5E2090(
602	<i>II</i>	SQDMLSL	//ARM64Op_sqdmlsl_vector_Scalar,	/* 0x5E20B0C
603	<i>II</i>	SQDMLSL2	//ARM64Op_sqdmlsl2_vector_Scalar,	/* 0x5E20B0
604	<i>II</i>	SQDMULL	//ARM64Op_sqdmull_vector_Scalar,	/* 0x5E20D0(
605	<i>II</i>	SQDMULL2	//ARM64Op_sqdmull2_vector_Scalar,	/* 0x5E20D0
606	<i>II</i>	AdvSIMD scalar two	-reg r /* AdvSIMD scalar two-reg misc */	
607	<i>II</i>	SUQADD	//ARM64Op_suqadd_Scalar,	/* 0x5E203800S
608	<i>II</i>	SQABS	//ARM64Op_sqabs_Scalar,	/* 0x5E207800S(
609	<i>II</i>	CMGT	//ARM64Op_cmgt_zero_Scalar,	/* 0x5E208800
610	<i>II</i>	CMEQ	//ARM64Op_cmeq_zero_Scalar,	/* 0x5E20980(
611	<i>II</i>	CMLT	//ARM64Op_cmlt_zero_Scalar,	/* 0x5E20A800(
612	<i>II</i>	ABS	//ARM64Op_abs_Scalar,	/* 0x5E20B800AB
613	<i>II</i>	SQXTN	//ARM64Op_sqxtn_Scalar,	/* 0x5E214800SC
614	<i>II</i>	SQXTN2	//ARM64Op_sqxtn2_Scalar,	/* 0x5E214800S(
615	<i>II</i>	FCVTNS	//ARM64Op_fcvtns_vector_Scalar,	/* 0x5E21A800
616	//	FCVTMS	//ARM64Op_fcvtms_vector_Scalar,	/* 0x5E21B80
617	<i> </i>	FCVTAS	//ARM64Op_fcvtas_vector_Scalar,	/* 0x5E21C80(
618	<i> </i>	SCVTF	//ARM64Op_scvtf_vector_integer_Scalar,	/* 0x5E21D{
619	// 	FCMGT	//ARM64Op_fcmgt_zero_Scalar,	/* 0x5EA0C80(
620	<i>II</i>	FCMEQ	//ARM64Op_fcmeq_zero_Scalar,	/* 0x5EA0D80

1	in_use	Opcode	//Opcode	BINARY OI
621	<i>II</i>	FCMLT	//ARM64Op_fcmlt_zero_Scalar,	/* 0x5EA0E800
622	<i> </i>	FCVTPS	//ARM64Op_fcvtps_vector_Scalar,	/* 0x5EA1A80(
623	<i>II</i>	FCVTZS	//ARM64Op_fcvtzs_vector_integer_Scalar,	/* 0x5EA1B
624	<i>II</i>	FRECPE	//ARM64Op_frecpe_Scalar,	/* 0x5EA1D800FI
625	<i>II</i>	FRECPX	//ARM64Op_frecpx,	/* 0x5EA1F800FREC
626	<i>II</i>	USQADD	//ARM64Op_usqadd_Scalar,	/* 0x7E203800U
627	<i>II</i>	SQNEG	//ARM64Op_sqneg_Scalar,	/* 0x7E207800S(
628	<i>II</i>	CMGE	//ARM64Op_cmge_zero_Scalar,	/* 0x7E20880(
629	<i>II</i>	CMLE	//ARM64Op_cmle_zero_Scalar,	/* 0x7E209800
630	<i>II</i>	NEG	//ARM64Op_neg_vector_Scalar,	/* 0x7E20B800
631	<i>II</i>	SQXTUN	//ARM64Op_sqxtun_Scalar,	/* 0x7E212800S(
632	<i>II</i>	SQXTUN2	//ARM64Op_sqxtun2_Scalar,	/* 0x7E212800S
633	<i>II</i>	UQXTN	//ARM64Op_uqxtn_Scalar,	/* 0x7E214800UC
634	<i>II</i>	UQXTN2	//ARM64Op_uqxtn2_Scalar,	/* 0x7E214800U
635	<i>II</i>	FCVTXN	//ARM64Op_fcvtxn_Scalar,	/* 0x7E216800FC
636	<i>II</i>	FCVTXN2	//ARM64Op_fcvtxn2_Scalar,	/* 0x7E216800F(
637	<i>II</i>	FCVTNU	//ARM64Op_fcvtnu_vector_Scalar,	/* 0x7E21A80(
638	<i>II</i>	FCVTMU	//ARM64Op_fcvtmu_vector_Scalar,	/* 0x7E21B80
639	<i>II</i>	FCVTAU	//ARM64Op_fcvtau_vector_Scalar,	/* 0x7E21C80(
640	<i>II</i>	UCVTF	//ARM64Op_ucvtf_vector_integer_Scalar,	/* 0x7E21D{
641	<i>II</i>	FCMGE	//ARM64Op_fcmge_zero_Scalar,	/* 0x7EA0C80
642	<i>II</i>	FCMLE	//ARM64Op_fcmle_zero_Scalar,	/* 0x7EA0D800
643	<i>II</i>	FCVTPU	//ARM64Op_fcvtpu_vector_Scalar,	/* 0x7EA1A80(
644	<i>II</i>	FCVTZU	//ARM64Op_fcvtzu_vector_integer_Scalar,	/* 0x7EA1B
645	<i>II</i>	FRSQRTE	//ARM64Op_frsqrte_Scalar,	/* 0x7EA1D800FF
646	<i>II</i>	AdvSIMD scalar pairwise	/* AdvSIMD scalar pairwise */	
647	<i>II</i>	ADDP	//ARM64Op_addp_scalar,	/* 0x5E31B800AE
648	<i>II</i>	FMAXNMP	//ARM64Op_fmaxnmp_scalar,	/* 0x7E30C800
649	<i>II</i>	FADDP	//ARM64Op_faddp_scalar,	/* 0x7E30D800FA
650	<i>II</i>	FMAXP	//ARM64Op_fmaxp_scalar,	/* 0x7E30F800FN
651	<i>II</i>	FMINNMP	//ARM64Op_fminnmp_scalar,	/* 0x7EB0C800I
652	<i>II</i>	FMINP	//ARM64Op_fminp_scalar,	/* 0x7EB0F800FN
653	<i>II</i>	AdvSIMD scalar copy	/* AdvSIMD scalar copy */	
654	<i>II</i>	DUP	//ARM64Op_dup_element_Scalar,	/* 0x5E00040

1	in_use	Opcode	//Opcode	BINARY OI
655	<i>II</i>	AdvSIMD scalar x i	ndexe(/* AdvSIMD scalar x indexed element */	
656	<i>II</i>	SQDMLAL	//ARM64Op_sqdmlal_by_element_Scalar,	/* 0x5F000
657	<i>II</i>	SQDMLAL2	//ARM64Op_sqdmlal2_by_element_Scalar,	/* 0x5F00
658	<i>II</i>	SQDMLSL	//ARM64Op_sqdmlsl_by_element_Scalar,	/* 0x5F007
659	<i>II</i>	SQDMLSL2	//ARM64Op_sqdmlsl2_by_element_Scalar,	/* 0x5F00
660	<i>II</i>	SQDMULL	//ARM64Op_sqdmull_by_element_Scalar,	/* 0x5F00E
661	<i>II</i>	SQDMULL2	//ARM64Op_sqdmull2_by_element_Scalar,	/* 0x5F00
662	<i>II</i>	SQDMULH	//ARM64Op_sqdmulh_by_element_Scalar,	/* 0x5F00
663	<i>II</i>	SQRDMULH	//ARM64Op_sqrdmulh_by_element_Scalar,	/* 0x5F00
664	<i>II</i>	FMLA	//ARM64Op_fmla_by_element_Scalar,	/* 0x5F8010
665	<i>II</i>	FMLS	//ARM64Op_fmls_by_element_Scalar,	/* 0x5F8050
666	<i>II</i>	FMUL	//ARM64Op_fmul_by_element_Scalar,	/* 0x5F8090
667	<i>II</i>	FMULX	//ARM64Op_fmulx_by_element_Scalar,	/* 0x7F809(
668	<i>II</i>	AdvSIMD scalar sh	ift by iı /* AdvSIMD scalar shift by immediate */	
669	<i>II</i>	SSHR	//ARM64Op_sshr_Scalar,	/* 0x5F000400SS
670	<i>II</i>	SSRA	//ARM64Op_ssra_Scalar,	/* 0x5F001400SS
671	<i>II</i>	SRSHR	//ARM64Op_srshr_Scalar,	/* 0x5F002400SR
672	<i>II</i>	SRSRA	//ARM64Op_srsra_Scalar,	/* 0x5F003400SR
673	<i>II</i>	SHL	//ARM64Op_shl_Scalar,	/* 0x5F005400SHL
674	<i>II</i>	SQSHL	//ARM64Op_sqshl_immediate_Scalar,	/* 0x5F0074
675	<i>II</i>	SQSHRN	//ARM64Op_sqshrn_Scalar,	/* 0x5F009400S0
676	<i>II</i>	SQSHRN2	//ARM64Op_sqshrn2_Scalar,	/* 0x5F009400S
677	<i>II</i>	SQRSHRN	//ARM64Op_sqrshrn_Scalar,	/* 0x5F009C00S
678	<i>II</i>	SQRSHRN2	//ARM64Op_sqrshrn2_Scalar,	/* 0x5F009C00S
679	<i>II</i>	SCVTF	//ARM64Op_scvtf_vector_fixed_point_Scalar,	/* 0x5F00E
680	<i>II</i>	FCVTZS	//ARM64Op_fcvtzs_vector_fixed_point_Scalar,	/* 0x5F00I
681	<i>II</i>	USHR	//ARM64Op_ushr_Scalar,	/* 0x7F000400US
682	<i>II</i>	USRA	//ARM64Op_usra_Scalar,	/* 0x7F001400US
683	<i>II</i>	URSHR	//ARM64Op_urshr_Scalar,	/* 0x7F002400UR
684	<i>II</i>	URSRA	//ARM64Op_ursra_Scalar,	/* 0x7F003400UR
685	<i>II</i>	SRI	//ARM64Op_sri_Scalar,	/* 0x7F004400SRI
686	//	SLI	//ARM64Op_sli_Scalar,	/* 0x7F005400SLI
687	//	SQSHLU	//ARM64Op_sqshlu_Scalar,	/* 0x7F006400S(
688	<i>II</i>	UQSHL	//ARM64Op_uqshl_immediate_Scalar,	/* 0x7F0074

1	in_use	Opcode	//Opcode	BINARY OI
689	<i>II</i>	SQSHRUN	//ARM64Op_sqshrun_Scalar,	/* 0x7F008400S
690	<i>II</i>	SQSHRUN2	//ARM64Op_sqshrun2_Scalar,	/* 0x7F0084005
691	<i>II</i>	SQRSHRUN	//ARM64Op_sqrshrun_Scalar,	/* 0x7F008C005
692	<i>II</i>	SQRSHRUN2	//ARM64Op_sqrshrun2_Scalar,	/* 0x7F008C00
693	<i>II</i>	UQSHRN	//ARM64Op_uqshrn_Scalar,	/* 0x7F009400U
694	<i>II</i>	UQRSHRN	//ARM64Op_uqrshrn_Scalar,	/* 0x7F009C00U
695	<i>II</i>	UQRSHRN2	//ARM64Op_uqrshrn2_Scalar,	/* 0x7F009C00l
696	<i>II</i>	UCVTF	//ARM64Op_ucvtf_vector_fixed_point_Scalar,	/* 0x7F00E
697	<i>II</i>	FCVTZU	//ARM64Op_fcvtzu_vector_fixed_point_Scalar,	/* 0x7F00
698	<i>II</i>	Crypto three-reg SHA	/* Crypto three-reg SHA */	
699	<i>II</i>	SHA1C	//ARM64Op_sha1c,	/* 0x5E000000SHA1
700	<i>II</i>	SHA1P	//ARM64Op_sha1p,	/* 0x5E001000SHA ⁻
701	<i>II</i>	SHA1M	//ARM64Op_sha1m,	/* 0x5E002000SHA
702	<i>II</i>	SHA1SU0	//ARM64Op_sha1su0,	/* 0x5E003000SHA
703	<i>II</i>	SHA256H	//ARM64Op_sha256h,	/* 0x5E004000SH/
704	<i>II</i>	SHA256H2	//ARM64Op_sha256h2,	/* 0x5E005000SH
705	<i>II</i>	SHA256SU1	//ARM64Op_sha256su1,	/* 0x5E006000SH
706	<i>II</i>	Crypto two-reg SHA	/* Crypto two-reg SHA */	
707	<i>II</i>	SHA1H	//ARM64Op_sha1h,	/* 0x5E280800SHA ⁻
708	<i>II</i>	SHA1SU1	//ARM64Op_sha1su1,	/* 0x5E281800SHA
709	<i>II</i>	SHA256SU0	//ARM64Op_sha256su0,	/* 0x5E282800SH
710	<i>II</i>	Crypto AES	/* Crypto AES */	
711	<i>II</i>	AESE	//ARM64Op_aese,	/* 0x4E284800AESE
712	<i>II</i>	AESD	//ARM64Op_aesd,	/* 0x4E285800AESD
713	<i>II</i>	AESMC	//ARM64Op_aesmc,	/* 0x4E286800AES
714	<i>II</i>	AESIMC	//ARM64Op_aesimc,	/* 0x4E287800AES
715	<i>II</i>	AdvSIMD three same	/* AdvSIMD three same */	
716	<i>II</i>	SHADD	//ARM64Op_shadd,	/* 0x0E200400SHAI
717	<i>II</i>	SQADD	//ARM64Op_sqadd_Vector,	/* 0x0E200C00S
718	<i>II</i>	SRHADD	//ARM64Op_srhadd,	/* 0x0E201400SRH
719	<i>II</i>	SHSUB	//ARM64Op_shsub,	/* 0x0E202400SHSl
720	<i>II</i>	SQSUB	//ARM64Op_sqsub_Vector,	/* 0x0E202C00S
721	<i>II</i>	CMGT	//ARM64Op_cmgt_register_Vector,	/* 0x0E20340(
722	<i>II</i>	CMGE	//ARM64Op_cmge_register_Vector,	/* 0x0E203C(

1	in_use	Opcode	//Opcode	BINARY O
723	<i>II</i>	SSHL Vector	//ARM64Op_sshl vector,	/* 0x0E204400SSH
724	<i>II</i>	SQSHL	//ARM64Op_sqshl_register_Vector,	/* 0x0E204C00
725	<i>II</i>	SRSHL	//ARM64Op_srshl_Vector,	/* 0x0E205400SR
726	<i>II</i>	SQRSHL	//ARM64Op_sqrshl_Vector,	/* 0x0E205C00S(
727	<i>II</i>	SMAX	//ARM64Op_smax,	/* 0x0E206400SMAX
728	<i>II</i>	SMIN	//ARM64Op_smin,	/* 0x0E206C00SMIN
729	<i>II</i>	SABD	//ARM64Op_sabd,	/* 0x0E207400SABD
730	<i>II</i>	SABA	//ARM64Op_saba,	/* 0x0E207C00SAB/
731	<i>II</i>	ADD	//ARM64Op_add_vector_Vector,	/* 0x0E208400
732	<i>II</i>	CMTST	//ARM64Op_cmtst_Vector,	/* 0x0E208C00CI
733	<i>II</i>	MLA	//ARM64Op_mla_vector,	/* 0x0E209400ML
734	<i>II</i>	MUL	//ARM64Op_mul_vector,	/* 0x0E209C00ML
735	<i>II</i>	SMAXP	//ARM64Op_smaxp,	/* 0x0E20A400SMA
736	<i>II</i>	SMINP	//ARM64Op_sminp,	/* 0x0E20AC00SMI
737	<i>II</i>	SQDMULH	//ARM64Op_sqdmulh_vector_Vector,	/* 0x0E20B4
738	<i>II</i>	ADDP	//ARM64Op_addp_vector,	/* 0x0E20BC00AI
739	<i>II</i>	FMAXNM	//ARM64Op_fmaxnm_vector,	/* 0x0E20C400I
740	<i>II</i>	FMLA	//ARM64Op_fmla_vector,	/* 0x0E20CC00FN
741	<i>II</i>	FADD	//ARM64Op_fadd_vector,	/* 0x0E20D400FA
742	<i>II</i>	FMULX	//ARM64Op_fmulx_Vector,	/* 0x0E20DC00FI
743	<i>II</i>	FCMEQ	//ARM64Op_fcmeq_register_Vector,	/* 0x0E20E4C
744	<i>II</i>	FMAX	//ARM64Op_fmax_vector,	/* 0x0E20F400FN
745	<i>II</i>	FRECPS	//ARM64Op_frecps_Vector,	/* 0x0E20FC00Ff
746	<i>II</i>	AND	//ARM64Op_and_vector,	/* 0x0E201C00AN
747	<i>II</i>	BIC	//ARM64Op_bic_vector_register,	/* 0x0E601C00E
748	<i>II</i>	FMINNM	//ARM64Op_fminnm_vector,	/* 0x0EA0C400F
749	<i>II</i>	FMLS	//ARM64Op_fmls_vector,	/* 0x0EA0CC00FN
750	<i>II</i>	FSUB	//ARM64Op_fsub_vector,	/* 0x0EA0D400FS
751	<i>II</i>	FMIN	//ARM64Op_fmin_vector,	/* 0x0EA0F400FM
752	<i>II</i>	FRSQRTS	//ARM64Op_frsqrts_Vector,	/* 0x0EA0FC00FF
753	<i>II</i>	ORR	//ARM64Op_orr_vector_register,	/* 0x0EA01C000
754		ORN	//ARM64Op_orn_vector,	/* 0x0EE01C00OR
755	<i>II</i>	UHADD	//ARM64Op_uhadd,	/* 0x2E200400UHA
756	<i>II</i>	UQADD	//ARM64Op_uqadd_Vector,	/* 0x2E200C00U

1	in_use	Opcode	//Opcode	BINARY OI
757	<i>II</i>	URHADD	//ARM64Op_urhadd,	/* 0x2E201400URH
758	<i>II</i>	UHSUB	//ARM64Op_uhsub,	/* 0x2E202400UHSI
759	<i>II</i>		//ARM64OpVector,	/* 0x2E202C00
760	<i>II</i>	CMHI	//ARM64Op_cmhi_register_Vector,	/* 0x2E20340(
761	<i>II</i>	CMHS	//ARM64Op_cmhs_register_Vector,	/* 0x2E203C0
762	<i>II</i>	USHL	//ARM64Op_ushl_Vector,	/* 0x2E204400US
763	<i>II</i>	UQSHL	//ARM64Op_uqshl_register_Vector,	/* 0x2E204C0
764	<i>II</i>	URSHL	//ARM64Op_urshl_Vector,	/* 0x2E205400UR
765	<i>II</i>	UQRSHL	//ARM64Op_uqrshl_Vector,	/* 0x2E205C00U(
766	<i>II</i>	UMAX	//ARM64Op_umax,	/* 0x2E206400UMA
767	<i>II</i>	UMIN	//ARM64Op_umin,	/* 0x2E206C00UMIN
768	<i>II</i>	UABD	//ARM64Op_uabd,	/* 0x2E207400UABE
769	<i>II</i>	UABA	//ARM64Op_uaba,	/* 0x2E207C00UAB/
770	<i>II</i>	SUB	//ARM64Op_sub_vector_Vector,	/* 0x2E208400
771	<i>II</i>	CMEQ	//ARM64Op_cmeq_register_Vector,	/* 0x2E208C0
772	<i>II</i>	MLS	//ARM64Op_mls_vector,	/* 0x2E209400ML
773	<i>II</i>	PMUL	//ARM64Op_pmul,	/* 0x2E209C00PMUI
774	<i>II</i>	UMAXP	//ARM64Op_umaxp,	/* 0x2E20A400UM/
775	<i>II</i>	UMINP	//ARM64Op_uminp,	/* 0x2E20AC00UMII
776	<i>II</i>	SQRDMULH	//ARM64Op_sqrdmulh_vector_Vector,	/* 0x2E20B4
777	<i>II</i>	FMAXNMP	//ARM64Op_fmaxnmp_vector,	/* 0x2E20B400
778	<i>II</i>	FADDP	//ARM64Op_faddp_vector,	/* 0x2E20D400F <i>F</i>
779	<i>II</i>	FMUL	//ARM64Op_fmul_vector,	/* 0x2E20DC00FN
780	<i>II</i>	FCMGE	//ARM64Op_fcmge_register_Vector,	/* 0x2E20E4C
781	<i>II</i>	FACGE	//ARM64Op_facge_Vector,	/* 0x2E20EC00F/
782	<i>II</i>	FMAXP	//ARM64Op_fmaxp_vector,	/* 0x2E20F400FI
783	<i>II</i>	FDIV	//ARM64Op_fdiv_vector,	/* 0x2E20FC00FDI
784	<i>II</i>	EOR	//ARM64Op_eor_vector,	/* 0x2E201C00EO
785	<i>II</i>	BSL	//ARM64Op_bsl,	/* 0x2E601C00BSL
786	<i>II</i>	FMINNMP	//ARM64Op_fminnmp_vector,	/* 0x2EA0C400
787	<i>II</i>	FABD	//ARM64Op_fabd_Vector,	/* 0x2EA0D400F <i>F</i>
788	<i>II</i>	FCMGT	//ARM64Op_fcmgt_register_Vector,	/* 0x2EA0E40
789	<i>II</i>	FACGT	//ARM64Op_facgt_Vector,	/* 0x2EA0EC00F/
790	<i>II</i>	FMINP	//ARM64Op_fminp_vector,	/* 0x2EA0F400FN

1	in_use	Opcode	//Opcode	BINARY O
791	//	BIT	//ARM64Op_bit,	/* 0x2EA01C00BIT
792	<i>II</i>	BIF	//ARM64Op_bif,	/* 0x2EE01C00BIF
793	<i>II</i>	AdvSIMD three different	/* AdvSIMD three different */	
794	<i>II</i>	SADDL	//ARM64Op_saddl,	/* 0x0E200000SADD
795	<i>II</i>	SADDL2	//ARM64Op_saddl2,	/* 0x4E200000SADI
796	<i>II</i>	SADDW	//ARM64Op_saddw,	/* 0x0E201000SAD
797	<i>II</i>	SADDW2	//ARM64Op_saddw2,	/* 0x4E201000SAC
798	<i>II</i>	SSUBL	//ARM64Op_ssubl,	/* 0x0E202000SSUB
799	<i>II</i>	SSUBL2	//ARM64Op_ssubl2,	/* 0x4E202000SSUE
800	<i>II</i>	SSUBW	//ARM64Op_ssubw,	/* 0x0E203000SSU
801	<i>II</i>	SSUBW2	//ARM64Op_ssubw2,	/* 0x4E203000SSU
802	<i>II</i>	ADDHN	//ARM64Op_addhn,	/* 0x0E204000ADD
803	<i>II</i>	ADDHN2	//ARM64Op_addhn2,	/* 0x4E204000ADD
804	<i>II</i>	SABAL	//ARM64Op_sabal,	/* 0x0E205000SABA
805	<i>II</i>	SABAL2	//ARM64Op_sabal2,	/* 0x4E205000SAB/
806	<i>II</i>	SUBHN	//ARM64Op_subhn,	/* 0x0E206000SUBI
807	<i>II</i>	SUBHN2	//ARM64Op_subhn2,	/* 0x4E206000SUB
808	<i>II</i>	SABDL	//ARM64Op_sabdl,	/* 0x0E207000SABD
809	<i>II</i>	SABDL2	//ARM64Op_sabdl2,	/* 0x4E207000SAB[
810	<i>II</i>	SMLAL	//ARM64Op_smlal_vector,	/* 0x0E208000SM
811	<i>II</i>	SMLAL2	//ARM64Op_smlal2_vector,	/* 0x4E208000SN
812	<i>II</i>	SQDMLAL	//ARM64Op_sqdmlal_vector_Vector,	/* 0x0E2090C
813	<i>II</i>	SQDMLAL2	//ARM64Op_sqdmlal2_vector_Vector,	/* 0x4E2090
814	<i>II</i>	SMLSL	//ARM64Op_smlsl_vector,	/* 0x0E20A000SN
815	<i>II</i>	SMLSL2	//ARM64Op_smlsl2_vector,	/* 0x4E20A000SN
816	<i>II</i>	SQDMLSL	//ARM64Op_sqdmlsl_vector_Vector,	/* 0x0E20B00
817	<i>II</i>	SQDMLSL2	//ARM64Op_sqdmlsl2_vector_Vector,	/* 0x4E20B0
818	<i>II</i>	SMULL	//ARM64Op_smull_vector,	/* 0x0E20C000SN
819	<i>II</i>	SMULL2	//ARM64Op_smull2_vector,	/* 0x4E20C000SI
820	<i>II</i>	SQDMULL	//ARM64Op_sqdmull_vector_Vector,	/* 0x0E20D0(
821	<i>II</i>	SQDMULL2	//ARM64Op_sqdmull2_vector_Vector,	/* 0x4E20D0
822	<i>II</i>	PMULL	//ARM64Op_pmull,	/* 0x0E20E000PMUL
823	<i>II</i>	PMULL2	//ARM64Op_pmull2,	/* 0x4E20E000PMU
824	<i>II</i>	UADDL	//ARM64Op_uaddl,	/* 0x2E200000UADE

1	in_use	Opcode	//Opcode	BINARY OI
825	<i>II</i>	UADDL2	//ARM64Op_uaddl2,	/* 0x6E200000UADI
826	<i>II</i>	UADDW	//ARM64Op_uaddw,	/* 0x2E201000UAD
827	<i>II</i>	UADDW2	//ARM64Op_uaddw2,	/* 0x6E201000UAE
828	<i>II</i>	USUBL	//ARM64Op_usubl,	/* 0x2E202000USUE
829	<i>II</i>	USUBL2	//ARM64Op_usubl2,	/* 0x6E202000USUI
830	<i>II</i>	USUBW	//ARM64Op_usubw,	/* 0x2E203000USU
831	<i>II</i>	USUBW2	//ARM64Op_usubw2,	/* 0x6E203000USL
832	<i>II</i>	RADDHN	//ARM64Op_raddhn,	/* 0x2E204000RAD
833	<i>II</i>	RADDHN2	//ARM64Op_raddhn2,	/* 0x6E204000RAC
834	<i>II</i>	UABAL	//ARM64Op_uabal,	/* 0x2E205000UABA
835	<i>II</i>	UABAL2	//ARM64Op_uabal2,	/* 0x6E205000UAB/
836	<i>II</i>	RSUBHN	//ARM64Op_rsubhn,	/* 0x2E206000RSU
837	<i>II</i>	RSUBHN2	//ARM64Op_rsubhn2,	/* 0x6E206000RSU
838	<i>II</i>	UABDL	//ARM64Op_uabdl,	/* 0x2E207000UABC
839	<i>II</i>	UABDL2	//ARM64Op_uabdl2,	/* 0x6E207000UABI
840	<i>II</i>	UMLAL	//ARM64Op_umlal_vector,	/* 0x2E208000UN
841	<i>II</i>	UMLAL2	//ARM64Op_umlal2_vector,	/* 0x6E208000UI
842	<i>II</i>	UMLSL	//ARM64Op_umlsl_vector,	/* 0x2E20A000UN
843	<i>II</i>	UMLSL2	//ARM64Op_umlsl2_vector,	/* 0x6E20A000UI
844	<i>II</i>	UMULL	//ARM64Op_umull_vector,	/* 0x2E20C000UN
845	<i>II</i>	UMULL2	//ARM64Op_umull2_vector,	/* 0x6E20C000U
846	<i>II</i>	AdvSIMD two-reg misc	/* AdvSIMD two-reg misc */	
847	<i>II</i>	REV64	//ARM64Op_rev64,	/* 0x0E200800REV6
848	II .	REV16	//ARM64Op_rev16_vector,	/* 0x0E201800RE
849	<i>II</i>	SADDLP	//ARM64Op_saddlp,	/* 0x0E202800SADI
850	II .	SUQADD	//ARM64Op_suqadd_Vector,	/* 0x0E203800S
851	II .	CLS	//ARM64Op_cls_vector,	/* 0x0E204800CLS
852	<i>II</i>	CNT	//ARM64Op_cnt,	/* 0x0E205800CNT
853	<i>II</i>	SADALP	//ARM64Op_sadalp,	/* 0x0E206800SAD/
854	II .	SQABS	//ARM64Op_sqabs_Vector,	/* 0x0E207800S(
855	<i> </i>	CMGT	//ARM64Op_cmgt_zero_Vector,	/* 0x0E208800
856	<i> </i>	CMEQ	//ARM64Op_cmeq_zero_Vector,	/* 0x0E20980(
857	<i> </i>	CMLT	//ARM64Op_cmlt_zero_Vector,	/* 0x0E20A8000
858	<i>II</i>	ABS	//ARM64Op_abs_Vector,	/* 0x0E20B800AB

1	in_use	Opcode	//Opcode	BINARY OI
859	<i>II</i>	XTN	//ARM64Op_xtn,	/* 0x0E212800XTN
860	<i>II</i>	XTN2	//ARM64Op_xtn2,	/* 0x0E212800XTN2
861	<i>II</i>	SQXTN	//ARM64Op_sqxtn_Vector,	/* 0x0E214800SC
862	<i>II</i>	SQXTN2	//ARM64Op_sqxtn2_Vector,	/* 0x0E214800S0
863	<i>II</i>	FCVTN	//ARM64Op_fcvtn,	/* 0x0E216800FCVTI
864	<i>II</i>	FCVTN2	//ARM64Op_fcvtn2,	/* 0x0E216800FCVT
865	<i>II</i>	FCVTL	//ARM64Op_fcvtl,	/* 0x0E217800FCVTL
866	<i>II</i>	FCVTL2	//ARM64Op_fcvtl2,	/* 0x0E217800FCVTL
867	<i>II</i>	FRINTN	//ARM64Op_frintn_vector,	/* 0x0E218800FRI
868	<i>II</i>	FRINTM	//ARM64Op_frintm_vector,	/* 0x0E219800FR
869	<i>II</i>	FCVTNS	//ARM64Op_fcvtns_vector_Vector,	/* 0x0E21A80(
870	<i>II</i>	FCVTMS	//ARM64Op_fcvtms_vector_Vector,	/* 0x0E21B80
871	<i>II</i>	FCVTAS	//ARM64Op_fcvtas_vector_Vector,	/* 0x0E21C80(
872	<i>II</i>	SCVTF	//ARM64Op_scvtf_vector_integer_Vector,	/* 0x0E21D{
873	<i>II</i>	FCMGT	//ARM64Op_fcmgt_zero_Vector,	/* 0x0EA0C80(
874	<i>II</i>	FCMEQ	//ARM64Op_fcmeq_zero_Vector,	/* 0x0EA0D80
875	<i>II</i>	FCMLT	//ARM64Op_fcmlt_zero_Vector,	/* 0x0EA0E800
876	<i>II</i>	FABS	//ARM64Op_fabs_vector,	/* 0x0EA0F800FA
877	<i>II</i>	FRINTP	//ARM64Op_frintp_vector,	/* 0x0EA18800FRI
878	<i>II</i>	FRINTZ	//ARM64Op_frintz_vector,	/* 0x0EA19800FRI
879	<i>II</i>	FCVTPS	//ARM64Op_fcvtps_vector_Vector,	/* 0x0EA1A800
880	<i>II</i>	FCVTZS	//ARM64Op_fcvtzs_vector_integer_Vector,	/* 0x0EA1B
881	<i>II</i>	URECPE	//ARM64Op_urecpe,	/* 0x0EA1C800URE
882	<i>II</i>	FRECPE	//ARM64Op_frecpe_Vector,	/* 0x0EA1D800F
883	<i>II</i>	REV32	//ARM64Op_rev32_vector,	/* 0x2E200800RE
884	<i>II</i>	UADDLP	//ARM64Op_uaddlp,	/* 0x2E202800UADI
885	<i>II</i>	USQADD	//ARM64Op_usqadd_Vector,	/* 0x2E203800L
886	<i>II</i>	CLZ	//ARM64Op_clz_vector,	/* 0x2E204800CLZ
887	<i>II</i>	UADALP	//ARM64Op_uadalp,	/* 0x2E206800UAD/
888	<i>II</i>	SQNEG	//ARM64Op_sqneg_Vector,	/* 0x2E207800S
889	<i>II</i>	CMGE	//ARM64Op_cmge_zero_Vector,	/* 0x2E208800
890	<i>II</i>	CMLE	//ARM64Op_cmle_zero_Vector,	/* 0x2E209800
891	<i>II</i>	NEG	//ARM64Op_neg_vector_Vector,	/* 0x2E20B80C
892	<i>II</i>	SQXTUN	//ARM64Op_sqxtun_Vector,	/* 0x2E212800S(

1	in_use	Opcode	//Opcode	BINARY O
893	<i>II</i>	SQXTUN2	//ARM64Op_sqxtun2_Vector,	/* 0x2E212800S
894	<i>II</i>	SHLL	//ARM64Op_shll,	/* 0x2E213800SHLL
895	<i>II</i>	SHLL2	//ARM64Op_shll2,	/* 0x2E213800SHLL2
896	<i>II</i>	UQXTN	//ARM64Op_uqxtn_Vector,	/* 0x2E214800U(
897	<i>II</i>	UQXTN2	//ARM64Op_uqxtn2_Vector,	/* 0x2E214800U
898	<i>II</i>	FCVTXN	//ARM64Op_fcvtxn_Vector,	/* 0x2E216800FC
899	<i>II</i>	FCVTXN2	//ARM64Op_fcvtxn2_Vector,	/* 0x2E216800F(
900	<i>II</i>	FRINTA	//ARM64Op_frinta_vector,	/* 0x2E218800FRI
901	<i>II</i>	FRINTX	//ARM64Op_frintx_vector,	/* 0x2E219800FRII
902	<i>II</i>	FCVTNU	//ARM64Op_fcvtnu_vector_Vector,	/* 0x2E21A80(
903	<i>II</i>	FCVTMU	//ARM64Op_fcvtmu_vector_Vector,	/* 0x2E21B80
904	<i>II</i>	FCVTAU	//ARM64Op_fcvtau_vector_Vector,	/* 0x2E21C80(
905	<i>II</i>	UCVTF	//ARM64Op_ucvtf_vector_integer_Vector,	/* 0x2E21D{
906	<i>II</i>	NOT	//ARM64Op_not,	/* 0x2E205800NOT
907	<i>II</i>	RBIT	//ARM64Op_rbit_vector,	/* 0x2E605800RBI7
908	<i>II</i>	FCMGE	//ARM64Op_fcmge_zero_Vector,	/* 0x2EA0C80
909	<i>II</i>	FCMLE	//ARM64Op_fcmle_zero_Vector,	/* 0x2EA0D80(
910	<i>II</i>	FNEG	//ARM64Op_fneg_vector,	/* 0x2EA0F800FN
911	<i>II</i>	FRINTI	//ARM64Op_frinti_vector,	/* 0x2EA19800FRIN
912	<i>II</i>	FCVTPU	//ARM64Op_fcvtpu_vector_Vector,	/* 0x2EA1A80
913	<i>II</i>	FCVTZU	//ARM64Op_fcvtzu_vector_integer_Vector,	/* 0x2EA1B
914	<i>II</i>	URSQRTE	//ARM64Op_ursqrte,	/* 0x2EA1C800URS
915	<i>II</i>	FRSQRTE	//ARM64Op_frsqrte_Vector,	/* 0x2EA1D800FF
916	<i>II</i>	FSQRT	//ARM64Op_fsqrt_vector,	/* 0x2EA1F800FS(
917	<i>II</i>	AdvSIMD across lanes	/* AdvSIMD across lanes */	
918	<i>II</i>	SADDLV	//ARM64Op_saddlv,	/* 0x0E303800SADI
919	<i>II</i>	SMAXV	//ARM64Op_smaxv,	/* 0x0E30A800SMA
920	<i>II</i>	SMINV	//ARM64Op_sminv,	/* 0x0E31A800SMIN
921	<i>II</i>	ADDV	//ARM64Op_addv,	/* 0x0E31B800ADD\
922	<i>II</i>	UADDLV	//ARM64Op_uaddlv,	/* 0x2E303800UADI
923	<i>II</i>	UMAXV	//ARM64Op_umaxv,	/* 0x2E30A800UM <i>F</i>
924	<i>II</i>	UMINV	//ARM64Op_uminv,	/* 0x2E31A800UMIN
925	<i>II</i>	FMAXNMV	//ARM64Op_fmaxnmv,	/* 0x2E30C800FM
926	<i>II</i>	FMAXV	//ARM64Op_fmaxv,	/* 0x2E30F800FMA

1	in_use	Opcode	//Opcode	BINARY OI
927	<i>II</i>	FMINNMV	//ARM64Op_fminnmv,	/* 0x2EB0C800FM
928	<i>II</i>	FMINV	//ARM64Op_fminv,	/* 0x2EB0F800FMIN
929	<i>II</i>	AdvSIMD copy	/* AdvSIMD copy */	
930	<i>II</i>	DUP	//ARM64Op_dup_element_Vector,	/* 0x0E00040
931	<i>II</i>	DUP	//ARM64Op_dup_general,	/* 0x0E000C00Dl
932	<i>II</i>	SMOV	//ARM64Op_smov_32_bit,	/* 0x0E002C00SI
933	<i>II</i>	UMOV	//ARM64Op_umov_32_bit,	/* 0x0E003C00U
934	<i>II</i>	INS	//ARM64Op_ins_general,	/* 0x4E001C00INS
935	<i>II</i>	SMOV	//ARM64Op_smov_64_bit,	/* 0x4E002C00SI
936	<i>II</i>	UMOV	//ARM64Op_umov_64_bit,	/* 0x4E003C00U
937	<i>II</i>	INS	//ARM64Op_ins_element,	/* 0x6E000400INS
938	<i>II</i>	AdvSIMD vector x ind	lexe /* AdvSIMD vector x indexed element */	
939	<i>II</i>	SMLAL	//ARM64Op_smlal_by_element,	/* 0x0F002000
940	<i>II</i>	SMLAL2	//ARM64Op_smlal2_by_element,	/* 0x0F002000
941	<i>II</i>	SQDMLAL	//ARM64Op_sqdmlal_by_element_Vector,	/* 0x0F000
942	<i> </i>	SQDMLAL2	//ARM64Op_sqdmlal2_by_element_Vector,	/* 0x0F00
943	<i> </i>	SMLSL	//ARM64Op_smlsl_by_element,	/* 0x0F006000
944	<i> </i>	SMLSL2	//ARM64Op_smlsl2_by_element,	/* 0x0F00600C
945	<i> </i>	SQDMLSL	//ARM64Op_sqdmlsl_by_element_Vector,	/* 0x0F007
946	<i> </i>	SQDMLSL2	//ARM64Op_sqdmlsl2_by_element_Vector,	/* 0x0F00
947	<i> </i>	MUL	//ARM64Op_mul_by_element,	/* 0x0F008000I
948	<i> </i>	SMULL	//ARM64Op_smull_by_element,	/* 0x0F00A000
949	<i> </i>	SMULL2	//ARM64Op_smull2_by_element,	/* 0x0F00A00(
950	<i> </i>	SQDMULL	//ARM64Op_sqdmull_by_element_Vector,	/* 0x0F00I
951	<i> </i>	SQDMULL2	//ARM64Op_sqdmull2_by_element_Vector,	/* 0x0F00
952	<i> </i>	SQDMULH	//ARM64Op_sqdmulh_by_element_Vector,	/* 0x0F00
953	<i> </i>	SQRDMULH	//ARM64Op_sqrdmulh_by_element_Vector,	/* 0x0F0C
954	<i> </i>	FMLA	//ARM64Op_fmla_by_element_Vector,	/* 0x0F801C
955	<i> </i>	FMLS	//ARM64Op_fmls_by_element_Vector,	/* 0x0F8050
956	<i> </i>	FMUL	//ARM64Op_fmul_by_element_Vector,	/* 0x0F809C
957	<i>II</i>	MLA	//ARM64Op_mla_by_element,	/* 0x2F000000l
958	<i>II</i>	UMLAL	//ARM64Op_umlal_by_element,	/* 0x2F002000
959	<i>II</i>	UMLAL2	//ARM64Op_umlal2_by_element,	/* 0x2F00200(
960	<i>II</i>	MLS	//ARM64Op_mls_by_element,	/* 0x2F004000 l

1	in_use	Opcode	//Opcode	BINARY OI
961	<i>II</i>	UMLSL	//ARM64Op_umlsl_by_element,	/* 0x2F006000
962	<i>II</i>	UMLSL2	//ARM64Op_umlsl2_by_element,	/* 0x2F006000
963	<i>II</i>	UMULL	//ARM64Op_umull_by_element,	/* 0x2F00A000
964	<i>II</i>	UMULL2	//ARM64Op_umull2_by_element,	/* 0x2F00A00(
965	<i>II</i>	FMULX	//ARM64Op_fmulx_by_element_Vector,	/* 0x2F809(
966	<i>II</i>	AdvSIMD modified	immec /* AdvSIMD modified immediate */	
967	<i>II</i>	MOVI	//ARM64Op_movi_32_bit_shifted_immediate,	/* 0x0F00
968	<i>II</i>	ORR	//ARM64Op_orr_vector_immediate_32_bit,	/* 0x0F001
969	<i>II</i>	MOVI	//ARM64Op_movi_16_bit_shifted_immediate,	/* 0x0F00
970	<i>II</i>	ORR	//ARM64Op_orr_vector_immediate_16_bit,	/* 0x0F009
971	<i>II</i>	MOVI	//ARM64Op_movi_32_bit_shifting_ones,	/* 0x0F00C4
972	<i>II</i>	MOVI	//ARM64Op_movi_8_bit,	/* 0x0F00E400MO
973	<i>II</i>	FMOV	//ARM64Op_fmov_vector_immediate_Single_p	recision, /* 0x(
974	<i>II</i>	MVNI	//ARM64Op_mvni_32_bit_shifted_immediate,	/* 0x2F00
975	<i>II</i>	BIC	//ARM64Op_bic_vector_immediate_32_bit,	/* 0x2F001
976	<i>II</i>	MVNI	//ARM64Op_mvni_16_bit_shifted_immediate,	/* 0x2F00
977	<i>II</i>	BIC	//ARM64Op_bic_vector_immediate_16_bit,	/* 0x2F009
978	<i>II</i>	MVNI	//ARM64Op_mvni_32_bit_shifting_ones,	/* 0x2F00C4
979	<i>II</i>	MOVI	//ARM64Op_movi_64_bit_scalar,	/* 0x2F00E400
980	<i>II</i>	MOVI	//ARM64Op_movi_64_bit_vector,	/* 0x6F00E400
981	<i>II</i>	FMOV	//ARM64Op_fmov_vector_immediate_Double_	precision, /* 0>
982	<i>II</i>	AdvSIMD shift by in	mmedi: /* AdvSIMD shift by immediate */	
983	<i>II</i>	SSHR	//ARM64Op_sshr_Vector,	/* 0x0F000400SS
984	<i>II</i>	SSRA	//ARM64Op_ssra_Vector,	/* 0x0F001400SS
985	<i>II</i>	SRSHR	//ARM64Op_srshr_Vector,	/* 0x0F002400SR
986	<i>II</i>	SRSRA	//ARM64Op_srsra_Vector,	/* 0x0F003400SR
987	<i>II</i>	SHL	//ARM64Op_shl_Vector,	/* 0x0F005400SHL
988	<i>II</i>	SQSHL	//ARM64Op_sqshl_immediate_Vector,	/* 0x0F0074
989	<i>II</i>	SHRN	//ARM64Op_shrn,	/* 0x0F008400SHRN
990	<i>II</i>	SHRN2	//ARM64Op_shrn2,	/* 0x0F008400SHRN
991	<i>II</i>	RSHRN	//ARM64Op_rshrn,	/* 0x0F008C00RSHF
992	<i>II</i>	RSHRN2	//ARM64Op_rshrn2,	/* 0x0F008C00RSHI
993	//	SQSHRN	//ARM64Op_sqshrn_Vector,	/* 0x0F009400S0
994	<i>II</i>	SQSHRN2	//ARM64Op_sqshrn2_Vector,	/* 0x0F009400S

1	in_use	Opcode	//Opcode	BINARY O
995	<i>II</i>	SQRSHRN	//ARM64Op_sqrshrn_Vector,	/* 0x0F009C00S
996	<i>II</i>	SQRSHRN2	//ARM64Op_sqrshrn2_Vector,	/* 0x0F009C005
997	<i>II</i>	SSHLL	//ARM64Op_sshll,	/* 0x0F00A400SSHLL
998	<i>II</i>	SSHLL2	//ARM64Op_sshll2,	/* 0x0F00A400SSHL
999	<i>II</i>	SCVTF	//ARM64Op_scvtf_vector_fixed_point_Vector,	/* 0x0F00E
1000	<i>II</i>	FCVTZS	//ARM64Op_fcvtzs_vector_fixed_point_Vector,	/* 0x0F00
1001	<i>II</i>	USHR	//ARM64Op_ushr_Vector,	/* 0x2F000400US
1002	<i>II</i>	USRA	//ARM64Op_usra_Vector,	/* 0x2F001400US
1003	<i>II</i>	URSHR	//ARM64Op_urshr_Vector,	/* 0x2F002400UR
1004	<i>II</i>	URSRA	//ARM64Op_ursra_Vector,	/* 0x2F003400UR
1005	<i>II</i>	SRI	//ARM64Op_sri_Vector,	/* 0x2F004400SRI
1006	<i>II</i>	SLI	//ARM64Op_sli_Vector,	/* 0x2F005400SLI
1007	<i>II</i>	SQSHLU	//ARM64Op_sqshlu_Vector,	/* 0x2F006400S(
1008	<i>II</i>	UQSHL	//ARM64Op_uqshl_immediate_Vector,	/* 0x2F0074
1009	<i>II</i>	SQSHRUN	//ARM64Op_sqshrun_Vector,	/* 0x2F008400S
1010	<i>II</i>	SQSHRUN2	//ARM64Op_sqshrun2_Vector,	/* 0x2F0084005
1011	<i>II</i>	SQRSHRUN	//ARM64Op_sqrshrun_Vector,	/* 0x2F008C005
1012	<i>II</i>	SQRSHRUN2	//ARM64Op_sqrshrun2_Vector,	/* 0x2F008C00
1013	<i>II</i>	UQSHRN	//ARM64Op_uqshrn_Vector,	/* 0x2F009400U
1014	<i>II</i>	UQRSHRN	//ARM64Op_uqrshrn_Vector,	/* 0x2F009C00U
1015	<i>II</i>	UQRSHRN2	//ARM64Op_uqrshrn2_Vector,	/* 0x2F009C00l
1016	<i>II</i>	USHLL	//ARM64Op_ushll,	/* 0x2F00A400USHLI
1017	<i>II</i>	USHLL2	//ARM64Op_ushll2,	/* 0x2F00A400USHL
1018	<i>II</i>	UCVTF	//ARM64Op_ucvtf_vector_fixed_point_Vector,	/* 0x2F00E
1019	<i>II</i>	FCVTZU	//ARM64Op_fcvtzu_vector_fixed_point_Vector,	/* 0x2F00
1020	<i>II</i>	AdvSIMD TBL/TBX	/* AdvSIMD TBL/TBX */	
1021	<i>II</i>	TBL	//ARM64Op_tbl_Single_register_table,	/* 0x0E00000
1022	<i>II</i>	TBX	//ARM64Op_tbx_Single_register_table,	/* 0x0E0010C
1023	II .	TBL	//ARM64Op_tbl_Two_register_table,	/* 0x0E002000
1024	II .	TBX	//ARM64Op_tbx_Two_register_table,	/* 0x0E00300
1025	<i>II</i>	TBL	//ARM64Op_tbl_Three_register_table,	/* 0x0E00400
1026	<i>II</i>	TBX	//ARM64Op_tbx_Three_register_table,	/* 0x0E0050(
1027	<i>II</i>	TBL	//ARM64Op_tbl_Four_register_table,	/* 0x0E00600(
1028	<i>II</i>	TBX	//ARM64Op_tbx_Four_register_table,	/* 0x0E00700

1	in_use	Opcode	//Opcode	BINARY O	1
1029	<i>II</i>	AdvSIMD ZIP/UZP/TRN	/* AdvSIMD ZIP/UZP/TRN */		
1030	<i>II</i>	UZP1	//ARM64Op_uzp1,	/* 0x0E001800UZP1	
1031	<i>II</i>	TRN1	//ARM64Op_trn1,	/* 0x0E002800TRN1	
1032	II .	ZIP1	//ARM64Op_zip1,	/* 0x0E003800ZIP1	
1033	II .	UZP2	//ARM64Op_uzp2,	/* 0x0E005800UZP2	
1034	II .	TRN2	//ARM64Op_trn2,	/* 0x0E006800TRN2	
1035	<i>II</i>	ZIP2	//ARM64Op_zip2,	/* 0x0E007800ZIP2	
1036	<i>II</i>	AdvSIMD EXT	/* AdvSIMD EXT */		
1037	<i>II</i>	EXT	//ARM64Op_ext,	/* 0x2E000000EXT	
1038		oads and stores	/* Loads and stores */		
1039	<i>II</i>	AdvSIMD load/store mul	ti /* AdvSIMD load/store multiple structures */		
1040	<i>II</i>	ST4	//ARM64Op_st4_multiple_structures_No_offset,	/* 0x0C00	
1041	<i>II</i>	ST1	//ARM64Op_st1_multiple_structures_Four_regis	ters, /* 0x0Cl	l
1042	II .	ST3	//ARM64Op_st3_multiple_structures_No_offset,	/* 0x0C00	
1043	<i>II</i>	ST1	//ARM64Op_st1_multiple_structures_Three_regi	sters, /* 0x0C	;
1044	II .	ST1	//ARM64Op_st1_multiple_structures_One_regist	ter, /* 0x0C(
1045	<i>II</i>	ST2	//ARM64Op_st2_multiple_structures_No_offset,	/* 0x0C00	
1046	<i>II</i>	ST1	//ARM64Op_st1_multiple_structures_Two_regist	ters, /* 0x0C	J
1047	<i>II</i>	LD4	//ARM64Op_ld4_multiple_structures_No_offset,	/* 0x0C40	
1048	II .	LD1	//ARM64Op_ld1_multiple_structures_Four_regis	ters, /* 0x0C	1
1049	<i>II</i>	LD3	//ARM64Op_ld3_multiple_structures_No_offset,	/* 0x0C40	
1050	<i>II</i>	LD1	//ARM64Op_ld1_multiple_structures_Three_regi	sters, /* 0x0C	;
1051	<i>II</i>	LD1	//ARM64Op_ld1_multiple_structures_One_regist	ter, /* 0x0C ²	:
1052	<i>II</i>	LD2	//ARM64Op_ld2_multiple_structures_No_offset,	/* 0x0C40	
1053	<i>II</i>	LD1	//ARM64Op_ld1_multiple_structures_Two_regist		
1054	<i>II</i>	AdvSIMD load/store mul	ti /* AdvSIMD load/store multiple structures (post-in	ndexed) */	
1055	<i>II</i>	ST4	//ARM64Op_st4_multiple_structures_Register_o	ffset, /* 0x0Cl	l
1056	<i>II</i>	ST1	//ARM64Op_st1_multiple_structures_Four_regis		
1057	<i>II</i>	ST3	//ARM64Op_st3_multiple_structures_Register_o	ffset, /* 0x0C	1
1058	//	ST1	//ARM64Op_st1_multiple_structures_Three_regi		
1059	//	ST1	//ARM64Op_st1_multiple_structures_One_regist		
1060	<i> </i>	ST2	//ARM64Op_st2_multiple_structures_Register_o		1
1061	//	ST1	//ARM64Op_st1_multiple_structures_Two_regist		
1062	<i>II</i>	ST4	//ARM64Op_st4_multiple_structures_Immediate	_offset, /* 0x00	i

1	in_use	Opcode	//Opcode	BINARY O
1063	<i>II</i>	ST1	//ARM64Op_st1_multiple_structures_Fo	ur_registers_immediate_offset,
1064	<i>II</i>	ST3	//ARM64Op_st3_multiple_structures_Im	mediate_offset, /* 0x00
1065	<i>II</i>	ST1	//ARM64Op_st1_multiple_structures_Th	ree_registers_immediate_offse
1066	<i>II</i>	ST1	//ARM64Op_st1_multiple_structures_On	e_register_immediate_offset,
1067	<i>II</i>	ST2	//ARM64Op_st2_multiple_structures_Im	mediate_offset, /* 0x00
1068	<i>II</i>	ST1	//ARM64Op_st1_multiple_structures_Tw	o_registers_immediate_offset,
1069	<i>II</i>	LD4	//ARM64Op_ld4_multiple_structures_Re	gister_offset, /* 0x0Cl
1070	<i>II</i>	LD1	//ARM64Op_ld1_multiple_structures_Fo	ur_registers_register_offset, /*
1071	<i>II</i>	LD3	//ARM64Op_ld3_multiple_structures_Re	gister_offset, /* 0x0C
1072	<i>II</i>	LD1	//ARM64Op_ld1_multiple_structures_Th	ree_registers_register_offset,/*
1073	<i>II</i>	LD1	//ARM64Op_ld1_multiple_structures_On	e_register_register_offset, /* (
1074	<i>II</i>	LD2	//ARM64Op_ld2_multiple_structures_Re	gister_offset, /* 0x0Cl
1075	<i>II</i>	LD1	//ARM64Op_ld1_multiple_structures_Tw	o_registers_register_offset, /*
1076	<i>II</i>	LD4	//ARM64Op_ld4_multiple_structures_Im	mediate_offset, /* 0x00
1077	<i>II</i>	LD1	//ARM64Op_ld1_multiple_structures_Fo	ur_registers_immediate_offset,
1078	<i>II</i>	LD3	//ARM64Op_ld3_multiple_structures_Im	mediate_offset, /* 0x00
1079	<i>II</i>	LD1	//ARM64Op_ld1_multiple_structures_Th	ree_registers_immediate_offse
1080	<i>II</i>	LD1	//ARM64Op_ld1_multiple_structures_On	e_register_immediate_offset,
1081	<i>II</i>	LD2	//ARM64Op_ld2_multiple_structures_lmi	mediate_offset, /* 0x00
1082	<i>II</i>	LD1	//ARM64Op_ld1_multiple_structures_Tw	o_registers_immediate_offset,
1083	<i>II</i>	AdvSIMD load/s	tore singl /* AdvSIMD load/store single structure */	
1084	<i>II</i>	ST1	//ARM64Op_st1_single_structure_8_bit,	/* 0x0D0000(
1085	<i>II</i>	ST3	//ARM64Op_st3_single_structure_8_bit,	/* 0x0D0020(
1086	<i>II</i>	ST1	//ARM64Op_st1_single_structure_16_bit	t, /* 0x0D0040
1087	<i>II</i>	ST3	//ARM64Op_st3_single_structure_16_bit	t, /* 0x0D0060
1088	<i>II</i>	ST1	//ARM64Op_st1_single_structure_32_bit	t, /* 0x0D0080
1089	<i> </i>	ST1	//ARM64Op_st1_single_structure_64_bit	
1090	<i>II</i>	ST3	//ARM64Op_st3_single_structure_32_bit	t, /* 0x0D00AC
1091	<i>II</i>	ST3	//ARM64Op_st3_single_structure_64_bit	
1092	<i> </i>	ST2	//ARM64Op_st2_single_structure_8_bit,	/* 0x0D2000(
1093	<i> </i>	ST4	//ARM64Op_st4_single_structure_8_bit,	/* 0x0D2020(
1094	<i> </i>	ST2	//ARM64Op_st2_single_structure_16_bit	
1095	//	ST4	//ARM64Op_st4_single_structure_16_bit	
1096	<i>II</i>	ST2	//ARM64Op_st2_single_structure_32_bi	t, /* 0x0D2080

1	in_use	Opcode	//Opcode BINARY OI
1097	<i>II</i>	ST2	//ARM64Op_st2_single_structure_64_bit, /* 0x0D2084
1098	<i>II</i>	ST4	//ARM64Op_st4_single_structure_32_bit, /* 0x0D20AC
1099	<i>II</i>	ST4	//ARM64Op_st4_single_structure_64_bit, /* 0x0D20A4
1100	<i>II</i>	LD1	//ARM64Op_ld1_single_structure_8_bit, /* 0x0D40000
1101	<i>II</i>	LD3	//ARM64Op_ld3_single_structure_8_bit, /* 0x0D40200
1102	<i>II</i>	LD1	//ARM64Op_ld1_single_structure_16_bit, /* 0x0D4040
1103	<i>II</i>	LD3	//ARM64Op_ld3_single_structure_16_bit, /* 0x0D4060
1104	<i>II</i>	LD1	//ARM64Op_ld1_single_structure_32_bit, /* 0x0D4080
1105	<i>II</i>	LD1	//ARM64Op_ld1_single_structure_64_bit, /* 0x0D4084
1106	<i>II</i>	LD3	//ARM64Op_ld3_single_structure_32_bit, /* 0x0D40AC
1107	II .	LD3	//ARM64Op_ld3_single_structure_64_bit, /* 0x0D40A4
1108	<i>II</i>	LD1R	//ARM64Op_ld1r_No_offset, /* 0x0D40C000LI
1109	II .	LD3R	//ARM64Op_ld3r_No_offset, /* 0x0D40E000L[
1110	II .	LD2	//ARM64Op_ld2_single_structure_8_bit, /* 0x0D60000
1111	II .	LD4	//ARM64Op_ld4_single_structure_8_bit, /* 0x0D60200
1112	II .	LD2	//ARM64Op_ld2_single_structure_16_bit, /* 0x0D6040
1113	<i>II</i>	LD4	//ARM64Op_ld4_single_structure_16_bit, /* 0x0D6060
1114	<i>II</i>	LD2	//ARM64Op_ld2_single_structure_32_bit, /* 0x0D6080
1115	<i>II</i>	LD2	//ARM64Op_ld2_single_structure_64_bit, /* 0x0D6084
1116	II .	LD4	//ARM64Op_ld4_single_structure_32_bit, /* 0x0D60AC
1117	II .	LD4	//ARM64Op_ld4_single_structure_64_bit, /* 0x0D60A4
1118	II .	LD2R	//ARM64Op_ld2r_No_offset, /* 0x0D60C000LI
1119	II .	LD4R	//ARM64Op_ld4r_No_offset, /* 0x0D60E000LI
1120	II .	AdvSIMD load/s	tore singl /* AdvSIMD load/store single structure (post-indexed) */
1121	II .	ST1	//ARM64Op_st1_single_structure_8_bit_register_offset, /* 0x0D
1122	II .	ST3	//ARM64Op_st3_single_structure_8_bit_register_offset, /* 0x0D
1123	II .	ST1	//ARM64Op_st1_single_structure_16_bit_register_offset, /* 0x0E
1124	II .	ST3	//ARM64Op_st3_single_structure_16_bit_register_offset, /* 0x0E
1125	<i>II</i>	ST1	//ARM64Op_st1_single_structure_32_bit_register_offset, /* 0x0E
1126	<i>II</i>	ST1	//ARM64Op_st1_single_structure_64_bit_register_offset, /* 0x0E
1127	<i>II</i>	ST3	//ARM64Op_st3_single_structure_32_bit_register_offset, /* 0x0E
1128	<i>II</i>	ST3	//ARM64Op_st3_single_structure_64_bit_register_offset, /* 0x0E
1129	<i>II</i>	ST1	//ARM64Op_st1_single_structure_8_bit_immediate_offset, /* 0x(
1130	<i>II</i>	ST3	//ARM64Op_st3_single_structure_8_bit_immediate_offset, /* 0x(

1	in_use	Opcode	//Opcode BINA	RY OI
1131	<i>II</i>	ST1	//ARM64Op_st1_single_structure_16_bit_immediate_offset,	/* 0x
1132	<i>II</i>	ST3	//ARM64Op_st3_single_structure_16_bit_immediate_offset,	/* 0x
1133	<i>II</i>	ST1	//ARM64Op_st1_single_structure_32_bit_immediate_offset,	/* 0x
1134	<i>II</i>	ST1	//ARM64Op_st1_single_structure_64_bit_immediate_offset,	/* 0x
1135	<i>II</i>	ST3	//ARM64Op_st3_single_structure_32_bit_immediate_offset,	/* 0x
1136	<i>II</i>	ST3	//ARM64Op_st3_single_structure_64_bit_immediate_offset,	/* 0x
1137	<i>II</i>	ST2	//ARM64Op_st2_single_structure_8_bit_register_offset,	/* 0x0D
1138	<i>II</i>	ST4	//ARM64Op_st4_single_structure_8_bit_register_offset,	/* 0x0D
1139	<i>II</i>	ST2	//ARM64Op_st2_single_structure_16_bit_register_offset,	/* 0x0E
1140	<i>II</i>	ST4	//ARM64Op_st4_single_structure_16_bit_register_offset,	/* 0x0E
1141	<i>II</i>	ST2	//ARM64Op_st2_single_structure_32_bit_register_offset,	/* 0x0E
1142	<i>II</i>	ST2	//ARM64Op_st2_single_structure_64_bit_register_offset,	/* 0x0E
1143	<i>II</i>	ST4	//ARM64Op_st4_single_structure_32_bit_register_offset,	/* 0x0E
1144	<i>II</i>	ST4	//ARM64Op_st4_single_structure_64_bit_register_offset,	/* 0x0E
1145	<i>II</i>	ST2	//ARM64Op_st2_single_structure_8_bit_immediate_offset,	/* 0x(
1146	<i>II</i>	ST4	//ARM64Op_st4_single_structure_8_bit_immediate_offset,	/* 0x(
1147	<i>II</i>	ST2	//ARM64Op_st2_single_structure_16_bit_immediate_offset,	/* 0x
1148	<i>II</i>	ST4	//ARM64Op_st4_single_structure_16_bit_immediate_offset,	/* 0x
1149	<i>II</i>	ST2	//ARM64Op_st2_single_structure_32_bit_immediate_offset,	/* 0x
1150	<i>II</i>	ST2	//ARM64Op_st2_single_structure_64_bit_immediate_offset,	/* 0x
1151	<i>II</i>	ST4	//ARM64Op_st4_single_structure_32_bit_immediate_offset,	/* 0x
1152	<i>II</i>	ST4	//ARM64Op_st4_single_structure_64_bit_immediate_offset,	/* 0x
1153	<i>II</i>	LD1	//ARM64Op_ld1_single_structure_8_bit_register_offset,	/* 0x0D
1154	<i> </i>	LD3	//ARM64Op_ld3_single_structure_8_bit_register_offset,	/* 0x0D
1155	<i> </i>	LD1	//ARM64Op_ld1_single_structure_16_bit_register_offset,	/* 0x0E
1156	<i>II</i>	LD3	//ARM64Op_ld3_single_structure_16_bit_register_offset,	/* 0x0E
1157	<i> </i>	LD1	//ARM64Op_ld1_single_structure_32_bit_register_offset,	/* 0x0E
1158	<i> </i>	LD1	//ARM64Op_ld1_single_structure_64_bit_register_offset,	/* 0x0E
1159	<i> </i>	LD3	//ARM64Op_ld3_single_structure_32_bit_register_offset,	/* 0x0E
1160	// 	LD3	//ARM64Op_ld3_single_structure_64_bit_register_offset,	/* 0x0E
1161	<i>II</i>	LD1R	·= = 0 = ·	DC0C000
1162	<i> </i>	LD3R	1 = 0 = 7	DC0E000
1163	// 	LD1	//ARM64Op_ld1_single_structure_8_bit_immediate_offset,	/* 0x(
1164	<i>II</i>	LD3	//ARM64Op_ld3_single_structure_8_bit_immediate_offset,	/* 0x(

1	in_use	Opcode	//Opcode BIN	ARY OI
1165	<i>II</i>	LD1	//ARM64Op_ld1_single_structure_16_bit_immediate_offset,	/* 0x
1166	<i>II</i>	LD3	//ARM64Op_ld3_single_structure_16_bit_immediate_offset,	/* 0x
1167	<i>II</i>	LD1	//ARM64Op_ld1_single_structure_32_bit_immediate_offset,	/* 0x
1168	<i>II</i>	LD1	//ARM64Op_ld1_single_structure_64_bit_immediate_offset,	/* 0x
1169	<i>II</i>	LD3	//ARM64Op_ld3_single_structure_32_bit_immediate_offset,	/* 0x
1170	//	LD3	//ARM64Op_ld3_single_structure_64_bit_immediate_offset,	/* 0x
1171	//	LD1R	//ARM64Op_ld1r_Immediate_offset, /* 0	x0DDFC0(
1172	//	LD3R	//ARM64Op_ld3r_Immediate_offset, /* 0	x0DDFE0(
1173	//	LD2	//ARM64Op_ld2_single_structure_8_bit_register_offset,	/* 0x0D
1174	//	LD4	//ARM64Op_ld4_single_structure_8_bit_register_offset,	/* 0x0D
1175	//	LD2	//ARM64Op_ld2_single_structure_16_bit_register_offset,	/* 0x0E
1176	//	LD4	//ARM64Op_ld4_single_structure_16_bit_register_offset,	/* 0x0E
1177	//	LD2	//ARM64Op_ld2_single_structure_32_bit_register_offset,	/* 0x0E
1178	//	LD2	//ARM64Op_ld2_single_structure_64_bit_register_offset,	/* 0x0E
1179	//	LD4	//ARM64Op_ld4_single_structure_32_bit_register_offset,	/* 0x0E
1180	//	LD4	//ARM64Op_ld4_single_structure_64_bit_register_offset,	/* 0x0E
1181	//	LD2R	//ARM64Op_ld2r_Register_offset, /* 0x	0DE0C000
1182	//	LD4R	//ARM64Op_ld4r_Register_offset, /* 0x	0DE0E000
1183	//	LD2	//ARM64Op_ld2_single_structure_8_bit_immediate_offset,	/* 0x(
1184	//	LD4	//ARM64Op_ld4_single_structure_8_bit_immediate_offset,	/* 0x(
1185	//	LD2	//ARM64Op_ld2_single_structure_16_bit_immediate_offset,	/* 0x
1186	//	LD4	//ARM64Op_ld4_single_structure_16_bit_immediate_offset,	/* 0x
1187	//	LD2	//ARM64Op_ld2_single_structure_32_bit_immediate_offset,	/* 0x
1188	//	LD2	//ARM64Op_ld2_single_structure_64_bit_immediate_offset,	/* 0x
1189	<i>II</i>	LD4	//ARM64Op_ld4_single_structure_32_bit_immediate_offset,	/* 0x
1190	<i>II</i>	LD4	//ARM64Op_ld4_single_structure_64_bit_immediate_offset,	/* 0x
1191	<i>II</i>	LD2R	//ARM64Op_ld2r_Immediate_offset, /* 0	x0DFFC00
1192	<i>II</i>	LD4R	//ARM64Op_ld4r_Immediate_offset, /* 0	x0DFFE0C

```
Opcode
                                        //BINARY Opcode
                                                                Opcodecomments
      in use
1
             UNALLOCATED
2
                                        /* UNALLOCATED */
                    BAD
3
                                        0x00000000,/* BAD
                                                             ARM64Op badinvalid operation */
             Branch, exception gener /* Branch, exception generation and system Instruction */
4
                Compare Branch (imme /* Compare Branch (immediate) */
5
                    CBZ
                                        0x34000000./* CBZ
                                                             ARM64Op cbz 32 bit */
6
                    CBNZ
7
                                        0x35000000,/* CBNZ
                                                              ARM64Op cbnz 32 bit */
                    CBZ
                                                             ARM64Op_cbz_64_bit */
8
                                        0xB4000000,/* CBZ
                    CBNZ
                                        0xB5000000,/* CBNZ
                                                              ARM64Op cbnz 64 bit */
9
                Test & branch (immediate /* Test & branch (immediate) */
10
                    TBZ
                                                            ARM64Op tbz */
                                        0x36000000,/* TBZ
11
                    TBNZ
12
                                        0x37000000,/* TBNZ
                                                             ARM64Op tbnz */
                Conditional branch (imme /* Conditional branch (immediate) */
13
                    B_cond
                                        0x54000000,/* B cond
                                                              ARM64Op b cond */
14
                Exception generation
                                        /* Exception generation */
15
                    SVC
                                                             ARM64Op svc */
                                        0xD4000001,/* SVC
16
                    HVC
                                                             ARM64Op hvc */
17
                                        0xD4000002,/* HVC
                    SMC
                                        0xD4000003,/* SMC
                                                             ARM64Op smc */
18
                    BRK
                                                             ARM64Op brk */
                                        0xD4200000,/* BRK
19
                    HLT
                                        0xD4400000,/* HLT
                                                             ARM64Op hlt */
20
                    DCPS1
                                        0xD4A00001,/* DCPS1
                                                               ARM64Op dcps1 */
21
                    DCPS2
22
                                        0xD4A00002,/* DCPS2
                                                               ARM64Op dcps2 */
                    DCPS3
                                        0xD4A00003,/* DCPS3
                                                               ARM64Op dcps3 */
23
                System
                                        /* System */
24
                    MSR
                                        0xD500401F,/* MSR
                                                              ARM64Op msr immediate */
25
                    HINT
                                                             ARM64Op hint */
                                        0xD503201F,/* HINT
26
                                                              ARM64Op clrex */
27
                    CLREX
                                        0xD503305F,/* CLREX
                    DSB
                                                             ARM64Op dsb */
                                        0xD503309F,/* DSB
28
                    DMB
                                        0xD50330BF,/* DMB
                                                              ARM64Op dmb */
29
                    ISB
                                        0xD50330DF,/* ISB
                                                             ARM64Op isb */
30
                    SYS
                                        0xD5080000,/* SYS
                                                             ARM64Op sys */
31
                    MSR
32
                                        0xD5100000,/* MSR
                                                             ARM64Op msr register */
                    SYSL
                                                              ARM64Op sysl */
                                        0xD5280000,/* SYSL
33
                    MRS
                                                              ARM64Op mrs */
                                        0xD5300000,/* MRS
34
                Unconditional branch (reg /* Unconditional branch (register) */
35
                    BR
                                        0xD61F0000,/* BR
                                                             ARM64Op br */
36
                    BLR
37
                                        0xD63F0000,/* BLR
                                                             ARM64Op blr */
                    RET
                                        0xD65F0000,/* RET
                                                             ARM64Op ret */
38
                    ERET
                                        0xD69F03E0,/* ERET
                                                              ARM64Op eret */
39
```

1	in_use Opcode	//BINARY Opcode Opcodecomments
40	DRPS	0xD6BF03E0,/* DRPS ARM64Op_drps */
41	Unconditional branch (in	m /* Unconditional branch (immediate) */
42	В	0x14000000,/* B ARM64Op_b */
43	BL	0x94000000,/* BL ARM64Op_bl */
44	Loads and stores	/* Loads and stores */
45	Load/store exclusive	/* Load/store exclusive */
46	STXRB	0x08000000,/* STXRB ARM64Op_stxrb */
47	STLXRB	0x08008000,/* STLXRB ARM64Op_stlxrb */
48	LDXRB	0x08400000,/* LDXRB ARM64Op_ldxrb */
49	LDAXRB	0x08408000,/* LDAXRB
50	STLRB	0x08808000,/* STLRB ARM64Op_stlrb */
51	LDARB	0x08C08000,/* LDARB ARM64Op_ldarb */
52	STXRH	0x48000000,/* STXRH ARM64Op_stxrh */
53	STLXRH	0x48008000,/* STLXRH ARM64Op_stlxrh */
54	LDXRH	0x48400000,/* LDXRH ARM64Op_ldxrh */
55	LDAXRH	0x48408000,/* LDAXRH
56	STLRH	0x48808000,/* STLRH ARM64Op_stlrh */
57	LDARH	0x48C08000,/* LDARH
58	STXR	0x88000000,/* STXR ARM64Op_stxr_32_bit */
59	STLXR	0x88008000,/* STLXR ARM64Op_stlxr_32_bit */
60	STXP	0x88200000,/* STXP ARM64Op_stxp_32_bit */
61	STLXP	0x88208000,/* STLXP ARM64Op_stlxp_32_bit */
62	LDXR	0x88400000,/* LDXR ARM64Op_ldxr_32_bit */
63	LDAXR	0x88408000,/* LDAXR
64	LDXP	0x88600000,/* LDXP
65	LDAXP	0x88608000,/* LDAXP
66	STLR	0x88808000,/* STLR ARM64Op_stlr_32_bit */
67	LDAR	0x88C08000,/* LDAR
68	STXR	0xC8000000,/* STXR ARM64Op_stxr_64_bit */
69	STLXR	0xC8008000,/* STLXR
70	STXP	0xC8200000,/* STXP ARM64Op_stxp_64_bit */
71	STLXP	0xC8208000,/* STLXP ARM64Op_stlxp_64_bit */
72	LDXR	0xC8400000,/* LDXR
73	LDAXR	0xC8408000,/* LDAXR
74	LDXP	0xC8600000,/* LDXP
75	LDAXP	0xC8608000,/* LDAXP ARM64Op_ldaxp_64_bit */
76	STLR	0xC8808000,/* STLR ARM64Op_stlr_64_bit */
77	LDAR	0xC8C08000,/* LDAR

1	in_use	Opcode	//BINARY Opco	ode Opcodecomments
78		Load register (literal)	/* Load register (litera	al) */
79		LDR	0x18000000,/* LDR	ARM64Op_ldr_literal_32_bit */
80		LDR	0x1C000000,/* LDR	ARM64Op_ldr_literal_SIMD_FP_32_bit */
81		LDR	0x58000000,/* LDR	ARM64Op_ldr_literal_64_bit */
82		LDR	0x5C000000,/* LDR	ARM64Op_ldr_literal_SIMD_FP_64_bit */
83		LDRSW	0x98000000,/* LDRS	
84		LDR	0x9C000000,/* LDR	ARM64Op_ldr_literal_SIMD_FP_128_bit */
85		PRFM	0xD8000000,/* PRFN	
86		Load/store no-allocate p	· ·	· -
87		STNP	0x28000000,/* STNP	,
		LDNP	0x28400000,/* LDNP	
88				
89		STNP	0x2C000000,/* STNF	
90		LDNP	0x2C400000,/* LDNF	
91		STNP	0x6C000000,/* STNF	
92		LDNP	0x6C400000,/* LDNF	
93		STNP	0xA8000000,/* STNF	
94		LDNP	0xA8400000,/* LDNF	P ARM64Op_ldnp_64_bit */
95		STNP	0xAC000000,/* STNF	P ARM64Op_stnp_SIMD_FP_128_bit */
96		LDNP	0xAC400000,/* LDNF	P ARM64Op_ldnp_SIMD_FP_128_bit */
97		Load/store register pair		,
98		STP	0x28800000,/* STP	ARM64Op_stp_1_32_bit */
99		LDP	0x28C00000,/* LDP	ARM64Op_ldp_1_32_bit */
100		STP	0x2C800000,/* STP	ARM64Op_stp_SIMD_FP_1_32_bit */
101		LDP	0x2CC00000,/* LDP	ARM64Op_ldp_SIMD_FP_1_32_bit */
102		LDPSW	0x68C00000,/* LDPS	
103		STP	0x6C800000,/* STP	ARM64Op_stp_SIMD_FP_1_64_bit */
104		LDP	0x6CC00000,/* LDP	ARM64Op_ldp_SIMD_FP_1_64_bit */
105		STP	0xA8800000,/* STP	ARM64Op_stp_1_64_bit */
106		LDP	0xA8C00000,/* LDP	ARM64Op_ldp_1_64_bit */
107		STP	0xAC800000,/* STP	ARM64Op_stp_SIMD_FP_1_128_bit */
108		LDP	0xACC00000,/* LDP	ARM64Op_ldp_SIMD_FP_1_128_bit */
109		Load/store register pair	`	,
110		STP	0x29000000,/* STP	ARM64Op_stp_2_32_bit */
111		LDP	0x29400000,/* LDP	ARM64Op_ldp_2_32_bit */
112		STP	0x2D000000,/* STP	ARM64Op_stp_SIMD_FP_2_32_bit */

1	in_use	Opcode	//BINARY Opcode Opcodecomments
113		LDP	0x2D400000,/* LDP ARM64Op_ldp_SIMD_FP_2_32_bit */
114		LDPSW	0x69400000,/* LDPSW ARM64Op_ldpsw_Signed_offset */
115		STP	0x6D000000,/* STP ARM64Op_stp_SIMD_FP_2_64_bit */
116		LDP	0x6D400000,/* LDP ARM64Op_ldp_SIMD_FP_2_64_bit */
117		STP	0xA9000000,/* STP ARM64Op_stp_2_64_bit */
118		LDP	0xA9400000,/* LDP ARM64Op_ldp_2_64_bit */
119		STP	0xAD000000,/* STP ARM64Op_stp_SIMD_FP_2_128_bit */
120		LDP	0xAD400000,/* LDP ARM64Op_ldp_SIMD_FP_2_128_bit */
121			iir (μ/* Load/store register pair (pre-indexed) */
122		STP	0x29800000,/* STP ARM64Op_stp_3_32_bit */
123		LDP	0x29C00000,/* LDP
124		STP	0x2D800000,/* STP
125		LDP	0x2DC00000,/* LDP
126		LDPSW	0x69C00000,/* LDPSW ARM64Op_ldpsw_Pre_index */
127		STP	0x6D800000,/* STP
128		LDP	0x6DC00000,/* LDP
129		STP	0xA9800000,/* STP ARM64Op_stp_3_64_bit */
130		LDP	0xA9C00000,/* LDP
131		STP	0xAD800000,/* STP ARM64Op_stp_SIMD_FP_3_128_bit */
132		LDP	0xADC00000,/* LDP
133		•	nsc:/* Load/store register (unscaled immediate) */
134		STURB	0x38000000,/* STURB ARM64Op_sturb */
135		LDURB	0x38400000,/* LDURB ARM64Op_ldurb */
136		LDURSB	0x38800000,/* LDURSB ARM64Op_ldursb_64_bit */
137		LDURSB	0x38C00000,/* LDURSB ARM64Op_ldursb_32_bit */
138		STUR	0x3C000000,/* STUR ARM64Op_stur_SIMD_FP_8_bit */
139		LDUR	0x3C400000,/* LDUR
140		STUR	0x3C800000,/* STUR ARM64Op_stur_SIMD_FP_128_bit */
141		LDUR	0x3CC00000,/* LDUR ARM64Op_ldur_SIMD_FP_128_bit */
142		STURH	0x78000000,/* STURH ARM64Op_sturh */
143		LDURH	0x78400000,/* LDURH
144		LDURSH	0x78800000,/* LDURSH
145		LDURSH	0x78C00000,/* LDURSH ARM64Op_ldursh_32_bit */
146		STUR	0x7C000000,/* STUR ARM64Op_stur_SIMD_FP_16_bit */
147		LDUR	0x7C400000,/* LDUR
148		STUR	0xB8000000,/* STUR
149		LDUR	0xB8400000,/* LDUR
150		LDURSW	0xB8800000,/* LDURSW ARM64Op_ldursw */

1	in_use	Opcode	//BINARY Opcode Opcodecomments
151		STUR	0xBC000000,/* STUR ARM64Op_stur_SIMD_FP_32_bit */
152		LDUR	0xBC400000,/* LDUR ARM64Op_ldur_SIMD_FP_32_bit */
153		STUR	0xF8000000,/* STUR ARM64Op_stur_64_bit */
154		LDUR	0xF8400000,/* LDUR ARM64Op_ldur_64_bit */
155		PRFUM	0xF8800000,/* PRFUM ARM64Op_prfum */
156		STUR	0xFC000000,/* STUR ARM64Op_stur_SIMD_FP_64_bit */
157		LDUR	0xFC400000,/* LDUR ARM64Op_ldur_SIMD_FP_64_bit */
158		Load/store register	(imme /* Load/store register (immediate post-indexed) */
159		STRB	0x38000400,/* STRB ARM64Op_strb_immediate_Post_index */
160		LDRB	0x38400400,/* LDRB ARM64Op_ldrb_immediate_Post_index */
161		LDRSB	0x38800400,/* LDRSB
162		LDRSB	0x38C00400,/* LDRSB ARM64Op_ldrsb_immediate_1_32_bit */
163		STR	0x3C000400,/* STR ARM64Op_str_immediate_SIMD_FP_1_8_bit */
164		LDR	0x3C400400,/* LDR ARM64Op_ldr_immediate_SIMD_FP_1_8_bit */
165		STR	0x3C800400,/* STR ARM64Op_str_immediate_SIMD_FP_1_128_bit */
166		LDR	0x3CC00400,/* LDR ARM64Op_ldr_immediate_SIMD_FP_1_128_bit */
167		STRH	0x78000400,/* STRH ARM64Op_strh_immediate_Post_index */
168		LDRH	0x78400400,/* LDRH ARM64Op_ldrh_immediate_Post_index */
169		LDRSH	0x78800400,/* LDRSH
170		LDRSH	0x78C00400,/* LDRSH ARM64Op_ldrsh_immediate_1_32_bit */
171		STR	0x7C000400,/* STR ARM64Op_str_immediate_SIMD_FP_1_16_bit */
172		LDR	0x7C400400,/* LDR ARM64Op_ldr_immediate_SIMD_FP_1_16_bit */
173		STR	0xB8000400,/* STR
174		LDR	0xB8400400,/* LDR
175		LDRSW	0xB8800400,/* LDRSW ARM64Op_ldrsw_immediate_Post_index */
176		STR	0xBC000400,/* STR ARM64Op_str_immediate_SIMD_FP_1_32_bit */
177		LDR	0xBC400400,/* LDR ARM64Op_ldr_immediate_SIMD_FP_1_32_bit */
178		STR	0xF8000400,/* STR ARM64Op_str_immediate_1_64_bit */
179		LDR	0xF8400400,/* LDR
180		STR	0xFC000400,/* STR ARM64Op_str_immediate_SIMD_FP_1_64_bit */
181		LDR	0xFC400400,/* LDR ARM64Op_ldr_immediate_SIMD_FP_1_64_bit */
182		•	(unpri /* Load/store register (unprivileged) */
183		STTRB	0x38000800,/* STTRB ARM64Op_sttrb */
184		LDTRB	0x38400800,/* LDTRB
185		LDTRSB	0x38800800,/* LDTRSB
186		LDTRSB	0x38C00800,/* LDTRSB
187		STTRH	0x78000800,/* STTRH ARM64Op_sttrh */
188		LDTRH	0x78400800,/* LDTRH ARM64Op_ldtrh */

1	in_use	Opcode	//BINARY Opcode	e Opcodecomments
189		LDTRSH	0x78800800,/* LDTRSH	ARM64Op_ldtrsh_64_bit */
190		LDTRSH	0x78C00800,/* LDTRSH	H ARM64Op_ldtrsh_32_bit */
191		STTR	0xB8000800,/* STTR	ARM64Op_sttr_32_bit */
192		LDTR	0xB8400800,/* LDTR	ARM64Op_ldtr_32_bit */
193		LDTRSW	0xB8800800,/* LDTRSV	N ARM64Op_ldtrsw */
194		STTR	0xF8000800,/* STTR	ARM64Op_sttr_64_bit */
195		LDTR	0xF8400800,/* LDTR	ARM64Op_ldtr_64_bit */
196		Load/store register (imm	ı є /* Load/store register (ir	mmediate pre-indexed) */
197		STRB	0x38000C00,/* STRB	ARM64Op_strb_immediate_Pre_index */
198		LDRB	0x38400C00,/* LDRB	ARM64Op_ldrb_immediate_Pre_index */
199		LDRSB	0x38800C00,/* LDRSB	ARM64Op_ldrsb_immediate_2_64_bit */
200		LDRSB	0x38C00C00,/* LDRSB	ARM64Op_ldrsb_immediate_2_32_bit */
201		STR	0x3C000C00,/* STR	ARM64Op_str_immediate_SIMD_FP_2_8_bit */
202		LDR	0x3C400C00,/* LDR	ARM64Op_ldr_immediate_SIMD_FP_2_8_bit */
203		STR	0x3C800C00,/* STR	ARM64Op_str_immediate_SIMD_FP_2_128_bit */
204		LDR	0x3CC00C00,/* LDR	ARM64Op_ldr_immediate_SIMD_FP_2_128_bit */
205		STRH	0x78000C00,/* STRH	ARM64Op_strh_immediate_Pre_index */
206		LDRH	0x78400C00,/* LDRH	ARM64Op_ldrh_immediate_Pre_index */
207		LDRSH	0x78800C00,/* LDRSH	ARM64Op_ldrsh_immediate_2_64_bit */
208		LDRSH	0x78C00C00,/* LDRSH	ARM64Op_ldrsh_immediate_2_32_bit */
209		STR	0x7C000C00,/* STR	ARM64Op_str_immediate_SIMD_FP_2_16_bit */
210		LDR	0x7C400C00,/* LDR	ARM64Op_ldr_immediate_SIMD_FP_2_16_bit */
211		STR	0xB8000C00,/* STR	ARM64Op_str_immediate_2_32_bit */
212		LDR	0xB8400C00,/* LDR	ARM64Op_ldr_immediate_2_32_bit */
213		LDRSW	0xB8800C00,/* LDRSW	
214		STR	0xBC000C00,/* STR	ARM64Op_str_immediate_SIMD_FP_2_32_bit */
215		LDR	0xBC400C00,/* LDR	ARM64Op_ldr_immediate_SIMD_FP_2_32_bit */
216		STR	0xF8000C00,/* STR	ARM64Op_str_immediate_2_64_bit */
217		LDR	0xF8400C00,/* LDR	ARM64Op_ldr_immediate_2_64_bit */
218		STR	0xFC000C00,/* STR	ARM64Op_str_immediate_SIMD_FP_2_64_bit */
219		LDR	0xFC400C00,/* LDR	ARM64Op_ldr_immediate_SIMD_FP_2_64_bit */
220		Load/store register (regi	•	,
221		STRB	0x38200800,/* STRB	ARM64Op_strb_register */
222		LDRB	0x38600800,/* LDRB	ARM64Op_ldrb_register */
223		LDRSB	0x38A00800,/* LDRSB	ARM64Op_ldrsb_register_64_bit */
224		LDRSB	0x38E00800,/* LDRSB	ARM64Op_ldrsb_register_32_bit */
225		STR	0x3C200800,/* STR	ARM64Op_str_register_SIMD_FP_8_bit */
226		LDR	0x3C600800,/* LDR	ARM64Op_ldr_register_SIMD_FP_8_bit */

1	in_use	Opcode	//BINARY Opcode Opcodecomments
227	_	STR	0x3CA00800,/* STR ARM64Op_str_register_SIMD_FP_128_bit */
228		LDR	0x3CE00800,/* LDR ARM64Op_ldr_register_SIMD_FP_128_bit */
229		STRH	0x78200800,/* STRH ARM64Op_strh_register */
230		LDRH	0x78600800,/* LDRH ARM64Op_ldrh_register */
231		LDRSH	0x78A00800,/* LDRSH ARM64Op_ldrsh_register_64_bit */
232		LDRSH	0x78E00800,/* LDRSH ARM64Op_ldrsh_register_32_bit */
233		STR	0x7C200800,/* STR ARM64Op_str_register_SIMD_FP_16_bit */
234		LDR	0x7C600800,/* LDR ARM64Op_ldr_register_SIMD_FP_16_bit */
235		STR	0xB8200800,/* STR
236		LDR	0xB8600800,/* LDR
237		LDRSW	0xB8A00800,/* LDRSW ARM64Op_ldrsw_register */
238		STR	0xBC200800,/* STR ARM64Op_str_register_SIMD_FP_32_bit */
239		LDR	0xBC600800,/* LDR ARM64Op_ldr_register_SIMD_FP_32_bit */
240		STR	0xF8200800,/* STR ARM64Op_str_register_64_bit */
241		LDR	0xF8600800,/* LDR
242		PRFM	0xF8A00800,/* PRFM ARM64Op_prfm_register */
243		STR	0xFC200800,/* STR ARM64Op_str_register_SIMD_FP_64_bit */
244		LDR	0xFC600800,/* LDR ARM64Op_ldr_register_SIMD_FP_64_bit */
245		•	siç /* Load/store register (unsigned immediate) */
246		STRB	0x39000000,/* STRB ARM64Op_strb_immediate_Unsigned_offset */
247		LDRB	0x39400000,/* LDRB ARM64Op_ldrb_immediate_Unsigned_offset */
248		LDRSB	0x39800000,/* LDRSB ARM64Op_ldrsb_immediate_3_64_bit */
249		LDRSB	0x39C00000,/* LDRSB ARM64Op_ldrsb_immediate_3_32_bit */
250		STR	0x3D000000,/* STR ARM64Op_str_immediate_SIMD_FP_8_bit */
251		LDR	0x3D400000,/* LDR ARM64Op_ldr_immediate_SIMD_FP_8_bit */
252		STR	0x3D800000,/* STR ARM64Op_str_immediate_SIMD_FP_128_bit */
253		LDR	0x3DC00000,/* LDR ARM64Op_ldr_immediate_SIMD_FP_128_bit */
254		STRH	0x79000000,/* STRH ARM64Op_strh_immediate_Unsigned_offset */
255		LDRH	0x79400000,/* LDRH ARM64Op_ldrh_immediate_Unsigned_offset */
256		LDRSH	0x79800000,/* LDRSH ARM64Op_ldrsh_immediate_3_64_bit */
257		LDRSH	0x79C00000,/* LDRSH
258		STR	0x7D000000,/* STR ARM64Op_str_immediate_SIMD_FP_16_bit */
259		LDR	0x7D400000,/* LDR ARM64Op_ldr_immediate_SIMD_FP_16_bit */
260		STR	0xB9000000,/* STR
261		LDR	0xB9400000,/* LDR
262		LDRSW	0xB9800000,/* LDRSW ARM64Op_ldrsw_immediate_Unsigned_offset */
263		STR	0xBD000000,/* STR ARM64Op_str_immediate_SIMD_FP_32_bit */
264		LDR	0xBD400000,/* LDR ARM64Op_ldr_immediate_SIMD_FP_32_bit */

266 STR 0xF9000000/* STR ARM64Op_str_immediate_3_64_bit */ 267 PRFM 0xF9800000/* LDR ARM64Op_str_immediate_3_64_bit */ 268 STR 0xF000000/* LDR ARM64Op_str_immediate */ 269 LDR 0xFD400000/* LDR ARM64Op_str_immediate_SIMD_FP_64_bit */ 270 Data processing – Immer/ Data processing – Immediate /* PC-rel. addressing */ ARM64Op_str_immediate_SIMD_FP_64_bit */ 271 PC-rel. addressing /* PC-rel. addressing */ ARM64Op_add */ 272 ADR 0x10000000/* ADR ARM64Op_add */ 273 ADRP 0x9000000/* ADR ARM64Op_add immediate_32_bit */ 274 Add/subtract (immediate) /* Add/subtract (immediate)*/ 275 ADD 0x11000000/* ADD ARM64Op_add_immediate_32_bit */ 276 ADDS 0x31000000/* SUB ARM64Op_add_immediate_32_bit */ 277 SUB 0x51000000/* ADD ARM64Op_add_immediate_32_bit */ 278 ADD 0x91000000/* ADD ARM64Op_add_immediate_32_bit */ 281 SUB 0x1000000/* SUB ARM64Op_add_immediate_64_bit */	1	in_use O	pcode	//BINARY	Opcode	e Opcodecomments
267 PRFM 0xF9800000/,* PRFM ARM64Op_prfm_immediate */ ARM64Op_prfm_immediate */ 268 STR 0xFD000000/,* STR ARM64Op_ldr_immediate_SIMD_FP_64_bit */ 270 Data processing – Imme /* Data processing – Immediate */ 271 PC-rel. addressing / ADR /* PC-rel. addressing */ /* ARM64Op_adr */ 273 ADRP 0x1000000/,* ADR ARM64Op_adr */ 274 Add/subtract (immediate) /* Add/subtract (immediate) */ ARM64Op_adr */ 275 ADD 0x11000000/,* ADD ARM64Op_add_immediate_32_bit */ 276 ADDS 0x31000000/,* ADD ARM64Op_add_immediate_32_bit */ 277 SUB 0x51000000/,* SUBS ARM64Op_add_immediate_32_bit */ 278 SUBS 0x71000000/,* SUBS ARM64Op_add_immediate_32_bit */ 279 ADD 0x91000000/,* SUBS ARM64Op_add_immediate_32_bit */ 281 SUB 0x51000000/,* SUBS ARM64Op_add_immediate_64_bit */ 282 SUBS 0x51000000/,* SUBS ARM64Op_add_immediate_64_bit */ 283 Logical (immediate) /* Logical (immediate) /*	265	S ⁻	TR	0xF9000000,/* S	STR	ARM64Op_str_immediate_3_64_bit */
STR	266	L[DR	0xF9400000,/* L	_DR	ARM64Op_ldr_immediate_3_64_bit */
LDR	267	PI	RFM	0xF9800000,/* F	PRFM	ARM64Op_prfm_immediate */
270 Data processing − Imme /* Data processing − Immediate */ 271 PC-rel. addressing /* PC-rel. addressing */ ADR ARM64Op_adr */ 272 ADR 0x1000000/* ADR ARM64Op_adr */ 273 ADRP 0x90000000/* ADR ARM64Op_add */ 274 Add/subtract (immediate) /* Add/subtract (immediate) */ ARM64Op_add immediate 32_bit */ 275 ADD 0x11000000/* ADD ARM64Op_add immediate 32_bit */ 276 ADDS 0x31000000/* SUBS ARM64Op_adds_immediate 32_bit */ 277 SUB 0x51000000/* SUBS ARM64Op_adds_immediate 32_bit */ 278 SUBS 0x71000000/* SUBS ARM64Op_adds_immediate 32_bit */ 279 ADD 0x91000000/* ADDS ARM64Op_adds_immediate 64_bit */ 281 SUB 0x51000000/* SUBS ARM64Op_adds_immediate 64_bit */ 282 SUBS 0xF1000000/* SUBS ARM64Op_adds_immediate 64_bit */ 283 Logical (immediate) /* Logical (immediate) */ ARM64Op_and_immediate 64_bit */ 284 AND 0x12000000/* AND ARM64Op_and_immediate 32_bit */ <t< td=""><td>268</td><td>S</td><td>TR</td><td>0xFD000000,/* \$</td><td>STR</td><td>ARM64Op_str_immediate_SIMD_FP_64_bit */</td></t<>	268	S	TR	0xFD000000,/* \$	STR	ARM64Op_str_immediate_SIMD_FP_64_bit */
PC-rel. addressing	269	L[DR	0xFD400000,/* I	LDR	ARM64Op_ldr_immediate_SIMD_FP_64_bit */
272 ADR 0x10000000,/* ADR ARM64Op_adr*/ 273 ADRP 0x90000000,/* ADRP ARM64Op_adr*/ 274 Add/subtract (immediate) /* Add/subtract (immediate) */ ARM64Op_add_immediate_32_bit */ 275 ADD 0x11000000,/* ADD ARM64Op_add_immediate_32_bit */ 276 ADDS 0x31000000,/* ADDS ARM64Op_adds_immediate_32_bit */ 277 SUB 0x51000000,/* SUB ARM64Op_adds_immediate_32_bit */ 278 SUBS 0x71000000,/* SUBS ARM64Op_adds_immediate_32_bit */ 279 ADD 0x91000000,/* ADDS ARM64Op_adds_immediate_32_bit */ 280 ADDS 0xB1000000,/* ADDS ARM64Op_adds_immediate_64_bit */ 281 SUB 0xD1000000,/* SUB ARM64Op_adds_immediate_64_bit */ 282 SUBS 0xF1000000,/* SUB ARM64Op_adds_immediate_64_bit */ 283 Logical (immediate) /* Logical (immediate) ARM64Op_and_immediate_64_bit */ 284 AND 0x12000000,/* AND ARM64Op_and_immediate_32_bit */ 285 ORR 0x52000000,/* AND ARM64Op_and_immediate_32_bit */ <	270	Data pro	ocessing - Imme	/* Data processi	ng – Imr	mediate */
ADRP 0x9000000,* ADRP ARM64Op_adrp */ Add/subtract (immediate) /* Add/subtract (immediate) */ ADD 0x1100000,* ADD ARM64Op_adds_immediate_32_bit */ ADDS 0x31000000,* ADDS ARM64Op_adds_immediate_32_bit */ ADDS 0x31000000,* SUB ARM64Op_sub_immediate_32_bit */ ADDS 0x51000000,* SUB ARM64Op_sub_immediate_32_bit */ ADD 0x91000000,* SUBS ARM64Op_sub_immediate_32_bit */ ADD 0x91000000,* ADD ARM64Op_sub_immediate_64_bit */ ADDS 0x81000000,* ADD ARM64Op_adds_immediate_64_bit */ ADDS 0x81000000,* SUB ARM64Op_adds_immediate_64_bit */ ADDS 0x81000000,* SUB ARM64Op_subs_immediate_64_bit */ ADDS 0x71000000,* SUB ARM64Op_subs_immediate_64_bit */ ARM64Op_and_immediate_64_bit */ ARM64Op_and_immediate_32_bit */ ARM64Op_and_immediate_32_bit */ ARM64Op_and_immediate_64_bit */ ARM64Op_movz_32_bit */ ARM64Op_movz_64_bit */ ARM64Op_movz_64_bit */ ARM64Op_movz_64_bit */ ARM64Op_movz_64_bit */ ARM64Op_bfm_32_bit */ ARM64Op_bfm_3	271	PC-re	el. addressing	/* PC-rel. addres	ssing */	
Add/subtract (immediate) /* Add/subtract (immediate) */ 275 ADD 0x11000000,/* ADD ARM64Op_add_immediate_32_bit */ 276 ADDS 0x31000000,/* ADDS ARM64Op_adds_immediate_32_bit */ 277 SUB 0x51000000,/* ADDS ARM64Op_subs_immediate_32_bit */ 278 SUBS 0x71000000,/* SUBS ARM64Op_subs_immediate_32_bit */ 279 ADD 0x91000000,/* ADD ARM64Op_subs_immediate_32_bit */ 280 ADDS 0xB1000000,/* ADD ARM64Op_subs_immediate_64_bit */ 281 SUB 0xD1000000,/* SUB ARM64Op_subs_immediate_64_bit */ 281 SUB 0xD1000000,/* SUB ARM64Op_subs_immediate_64_bit */ 283 Logical (immediate) /* Logical (immediate) */ 284 AND 0x12000000,/* SUB ARM64Op_subs_immediate_64_bit */ 285 ORR 0x32000000,/* ORR ARM64Op_and_immediate_32_bit */ 286 EOR 0x52000000,/* CRR ARM64Op_and_immediate_32_bit */ 288 AND 0x9200000,/* AND ARM64Op_and_immediate_32_bit */ 289 ORR 0x82	272	Al	DR	0x10000000,/* A	ADR	ARM64Op_adr */
Add/subtract (immediate) /* Add/subtract (immediate) */ 275 ADD 0x11000000,/* ADD ARM64Op_add_immediate_32_bit */ 276 ADDS 0x31000000,/* ADDS ARM64Op_adds_immediate_32_bit */ 277 SUB 0x51000000,/* ADDS ARM64Op_subs_immediate_32_bit */ 278 SUBS 0x71000000,/* SUBS ARM64Op_subs_immediate_32_bit */ 279 ADD 0x91000000,/* ADD ARM64Op_subs_immediate_32_bit */ 280 ADDS 0xB1000000,/* ADD ARM64Op_subs_immediate_64_bit */ 281 SUB 0xD1000000,/* SUB ARM64Op_subs_immediate_64_bit */ 281 SUB 0xD1000000,/* SUB ARM64Op_subs_immediate_64_bit */ 283 Logical (immediate) /* Logical (immediate) */ 284 AND 0x12000000,/* SUB ARM64Op_subs_immediate_64_bit */ 285 ORR 0x32000000,/* ORR ARM64Op_and_immediate_32_bit */ 286 EOR 0x52000000,/* CRR ARM64Op_and_immediate_32_bit */ 288 AND 0x9200000,/* AND ARM64Op_and_immediate_32_bit */ 289 ORR 0x82	273	Al	DRP	0x90000000,/* A	ADRP	ARM64Op_adrp */
276 ADDS 0x31000000,/* ADDS ARM64Op_adds_immediate_32_bit */ 277 SUB 0x51000000,/* SUB ARM64Op_sub_immediate_32_bit */ 278 SUBS 0x71000000,/* SUB ARM64Op_sub_immediate_32_bit */ 279 ADD 0x91000000,/* ADD ARM64Op_sub_immediate_64_bit */ 280 ADDS 0x81000000,/* ADD ARM64Op_adds_immediate_64_bit */ 281 SUB 0xD1000000,/* ADDS ARM64Op_sub_immediate_64_bit */ 282 SUBS 0xF1000000,/* ADDS ARM64Op_sub_immediate_64_bit */ 283 Logical (immediate) /* Logical (immediate)* ARM64Op_sub_immediate_64_bit */ 284 AND 0x1200000,/* SUBS ARM64Op_sub_immediate_64_bit */ 285 ORR 0x12000000,/* ORR ARM64Op_and_immediate_32_bit */ 286 EOR 0x52000000,/* EOR ARM64Op_and_immediate_32_bit */ 287 ANDS 0x72000000,/* ANDS ARM64Op_and_immediate_32_bit */ 288 AND 0x92000000,/* AND ARM64Op_and_immediate_64_bit */ 291 ANDS 0xD200000,/* BOR ARM64Op_and_immediate_64_bit	274	Add/s	subtract (immediate)	/* Add/subtract ((immedia	
277 SUB 0x51000000,* SUB ARM64Op_sub_immediate_32_bit */ 278 SUBS 0x71000000,* SUBS ARM64Op_subs_immediate_32_bit */ 279 ADD 0x91000000,* ADD ARM64Op_add_immediate_64_bit */ 280 ADDS 0xB1000000,* SUB ARM64Op_adds_immediate_64_bit */ 281 SUB 0xD1000000,* SUB ARM64Op_sub_immediate_64_bit */ 282 SUBS 0xF1000000,* SUBS ARM64Op_sub_immediate_64_bit */ 283 Logical (immediate) /* Logical (immediate) */ 284 AND 0x12000000,* AND ARM64Op_sub_immediate_32_bit */ 285 ORR 0x32000000,* AND ARM64Op_and_immediate_32_bit */ 286 EOR 0x52000000,* AND ARM64Op_and_immediate_32_bit */ 287 ANDS 0x72000000,* AND ARM64Op_ands_immediate_32_bit */ 288 AND 0x92000000,* AND ARM64Op_and_immediate_64_bit */ 290 EOR 0xD2000000,* AND ARM64Op_and_immediate_64_bit */ 291 ANDS 0xF2000000,* AND ARM64Op_and <immediate_64_bit *="" <="" td=""> 292</immediate_64_bit>	275	Al	DD	0x11000000,/* A	ADD	ARM64Op_add_immediate_32_bit */
278 SUBS 0x7100000, stream of the content of the conte	276	Al	DDS	0x31000000,/* A	ADDS	ARM64Op_adds_immediate_32_bit */
279 ADD 0x91000000,/* ADD ARM64Op_add_immediate_64_bit */ 280 ADDS 0xB1000000,/* ADDS ARM64Op_adds_immediate_64_bit */ 281 SUB 0xD1000000,/* SUB ARM64Op_sub_immediate_64_bit */ 282 SUBS 0xF1000000,/* SUBS ARM64Op_sub_immediate_64_bit */ 283 Logical (immediate) /* Logical (immediate) */ 284 AND 0x12000000,/* AND ARM64Op_and_immediate_32_bit */ 285 ORR 0x32000000,/* ORR ARM64Op_orr_immediate_32_bit */ 286 EOR 0x52000000,/* ORR ARM64Op_orr_immediate_32_bit */ 287 ANDS 0x72000000,/* ANDS ARM64Op_ands_immediate_32_bit */ 288 AND 0x92000000,/* AND ARM64Op_and_immediate_64_bit */ 289 ORR 0xB2000000,/* ORR ARM64Op_and_immediate_64_bit */ 290 EOR 0xD2000000,/* ORR ARM64Op_and_immediate_64_bit */ 291 ANDS 0xF2000000,/* ANDS ARM64Op_ands_immediate_64_bit */ 292 Move wide (immediate) /* Move wide (immediate) */ 293	277	SI	UB	0x51000000,/* S	SUB	ARM64Op_sub_immediate_32_bit */
280 ADDS 0xB100000,/* ADDS ARM64Op_adds_immediate_64_bit */ 281 SUB 0xD1000000,/* SUB ARM64Op_sub_immediate_64_bit */ 282 SUBS 0xF1000000,/* SUBS ARM64Op_sub_immediate_64_bit */ 283 Logical (immediate) /* Logical (immediate) */ 284 AND 0x12000000,/* AND ARM64Op_and_immediate_32_bit */ 285 ORR 0x32000000,/* ORR ARM64Op_orr_immediate_32_bit */ 286 EOR 0x52000000,/* EOR ARM64Op_eor_immediate_32_bit */ 287 ANDS 0x7200000,/* ANDS ARM64Op_ands_immediate_32_bit */ 288 AND 0x9200000,/* AND ARM64Op_and_immediate_32_bit */ 289 ORR 0xB2000000,/* AND ARM64Op_and_immediate_64_bit */ 290 EOR 0xD2000000,/* BOR ARM64Op_ands_immediate_64_bit */ 291 ANDS 0xF2000000,/* ANDS ARM64Op_ands_immediate_64_bit */ 292 Move wide (immediate) /* Move wide (immediate) */ 293 MOVN 0x12800000,/* MOVN ARM64Op_movn_32_bit */ 294 MOVZ	278	SI	UBS	0x71000000,/* S	SUBS	ARM64Op_subs_immediate_32_bit */
281 SUB 0xD1000000,/* SUB ARM64Op_sub_immediate_64_bit */ 282 SUBS 0xF1000000,/* SUBS ARM64Op_subs_immediate_64_bit */ 283 Logical (immediate) /* Logical (immediate) */ 284 AND 0x12000000,/* AND ARM64Op_and_immediate_32_bit */ 285 ORR 0x32000000,/* CORR ARM64Op_orr_immediate_32_bit */ 286 EOR 0x52000000,/* EOR ARM64Op_eor_immediate_32_bit */ 287 ANDS 0x72000000,/* ANDS ARM64Op_ands_immediate_32_bit */ 288 AND 0x92000000,/* AND ARM64Op_and_immediate_32_bit */ 289 ORR 0x82000000,/* AND ARM64Op_and_immediate_64_bit */ 290 EOR 0x82000000,/* ORR ARM64Op_orr_immediate_64_bit */ 291 ANDS 0xF2000000,/* ANDS ARM64Op_ands_immediate_64_bit */ 292 Move wide (immediate) /* Move wide (immediate) */ 293 MOVN 0x12800000,/* MOVN ARM64Op_movn_32_bit */ 294 MOVZ 0x52800000,/* MOVX ARM64Op_movn_32_bit */ 295 MOVK	279	Al	DD	0x91000000,/* A	ADD	ARM64Op_add_immediate_64_bit */
282 SUBS 0xF1000000,/* SUBS ARM64Op_subs_immediate_64_bit */ 283 Logical (immediate) /* Logical (immediate) */ 284 AND 0x12000000,/* AND ARM64Op_and_immediate_32_bit */ 285 ORR 0x32000000,/* ORR ARM64Op_orr_immediate_32_bit */ 286 EOR 0x52000000,/* EOR ARM64Op_eor_immediate_32_bit */ 287 ANDS 0x72000000,/* ANDS ARM64Op_ands_immediate_32_bit */ 288 AND 0x92000000,/* AND ARM64Op_ands_immediate_64_bit */ 289 ORR 0xB2000000,/* ORR ARM64Op_and_immediate_64_bit */ 290 EOR 0xD2000000,/* ORR ARM64Op_orr_immediate_64_bit */ 291 ANDS 0xF2000000,/* ANDS ARM64Op_ands_immediate_64_bit */ 292 Move wide (immediate) /* Move wide (immediate) */ 293 MOVN 0x12800000,/* MOVN ARM64Op_movn_32_bit */ 294 MOVZ 0x52800000,/* MOVX ARM64Op_movn_32_bit */ 295 MOVK 0x72800000,/* MOVX ARM64Op_movn_64_bit */ 296 MOVN 0x92800	280	Al	DDS	0xB1000000,/* A	ADDS	ARM64Op_adds_immediate_64_bit */
283 Logical (immediate) /* Logical (immediate) */ 284 AND 0x12000000,/* AND ARM64Op_and_immediate_32_bit */ 285 ORR 0x32000000,/* ORR ARM64Op_orr_immediate_32_bit */ 286 EOR 0x52000000,/* EOR ARM64Op_eor_immediate_32_bit */ 287 ANDS 0x72000000,/* ANDS ARM64Op_ands_immediate_32_bit */ 288 AND 0x92000000,/* AND ARM64Op_and_immediate_64_bit */ 289 ORR 0xB2000000,/* ORR ARM64Op_and_immediate_64_bit */ 290 EOR 0xD2000000,/* ORR ARM64Op_orr_immediate_64_bit */ 291 ANDS 0xF2000000,/* ANDS ARM64Op_ands_immediate_64_bit */ 292 Move wide (immediate) ARM64Op_orr_immediate_64_bit */ 293 MOVN 0xF2000000,/* ANDS ARM64Op_movn_32_bit */ 294 MOVZ 0x52800000,/* MOVZ ARM64Op_movr_32_bit */ 295 MOVK 0x72800000,/* MOVX ARM64Op_movr_64_bit */ 296 MOVN 0x92800000,/* MOVX ARM64Op_movr_64_bit */ 298 MOVK 0xF2800000,/*	281	SI	UB	0xD1000000,/* \$	SUB	ARM64Op_sub_immediate_64_bit */
284 AND 0x12000000,/* AND ARM64Op_and_immediate_32_bit */ 285 ORR 0x32000000,/* ORR ARM64Op_orr_immediate_32_bit */ 286 EOR 0x52000000,/* EOR ARM64Op_eor_immediate_32_bit */ 287 ANDS 0x72000000,/* ANDS ARM64Op_ands_immediate_32_bit */ 288 AND 0x92000000,/* AND ARM64Op_and_immediate_64_bit */ 289 ORR 0xB2000000,/* ORR ARM64Op_and_immediate_64_bit */ 290 EOR 0xB2000000,/* ORR ARM64Op_and_immediate_64_bit */ 291 ANDS 0xD2000000,/* ORR ARM64Op_eor_immediate_64_bit */ 292 Move wide (immediate) /* Move wide (immediate) */ 293 MOVN 0x12800000,/* MOVN ARM64Op_ands_immediate_64_bit */ 294 MOVN 0x12800000,/* MOVN ARM64Op_movn_32_bit */ 295 MOVK 0x72800000,/* MOVX ARM64Op_movn_32_bit */ 296 MOVN 0x92800000,/* MOVN ARM64Op_movn_64_bit */ 297 MOVZ 0xD2800000,/* MOVX ARM64Op_movk_64_bit */ 298 MOVK 0xF2800000,/* MOVX ARM64Op_movk_64_bit */ 299 <td>282</td> <td>SI</td> <td>UBS</td> <td>0xF1000000,/* S</td> <td>SUBS</td> <td>ARM64Op_subs_immediate_64_bit */</td>	282	SI	UBS	0xF1000000,/* S	SUBS	ARM64Op_subs_immediate_64_bit */
285 ORR 0x32000000,/* ORR ARM64Op_orr_immediate_32_bit */ 286 EOR 0x52000000,/* EOR ARM64Op_eor_immediate_32_bit */ 287 ANDS 0x72000000,/* ANDS ARM64Op_ands_immediate_32_bit */ 288 AND 0x92000000,/* AND ARM64Op_and_immediate_64_bit */ 289 ORR 0xB2000000,/* ORR ARM64Op_and_immediate_64_bit */ 290 EOR 0xD2000000,/* EOR ARM64Op_eor_immediate_64_bit */ 291 ANDS 0xF2000000,/* ANDS ARM64Op_ands_immediate_64_bit */ 292 Move wide (immediate) /* Move wide (immediate) */ 293 MOVN 0x12800000,/* MOVN ARM64Op_ands_immediate_64_bit */ 294 MOVN 0x12800000,/* MOVN ARM64Op_movn_32_bit */ 295 MOVK 0x52800000,/* MOVX ARM64Op_movn_32_bit */ 296 MOVN 0x92800000,/* MOVX ARM64Op_movn_64_bit */ 297 MOVZ 0xD2800000,/* MOVX ARM64Op_movn_64_bit */ 298 MOVK 0xF2800000,/* MOVK ARM64Op_movn_64_bit */ 299 Bitfield	283	Logic	al (immediate)	/* Logical (imme	ediate) */	1
286 EOR 0x52000000,/* EOR ARM64Op_eor_immediate_32_bit */ 287 ANDS 0x72000000,/* ANDS ARM64Op_ands_immediate_32_bit */ 288 AND 0x92000000,/* AND ARM64Op_and_immediate_64_bit */ 289 ORR 0xB2000000,/* ORR ARM64Op_orr_immediate_64_bit */ 290 EOR 0xD2000000,/* EOR ARM64Op_orr_immediate_64_bit */ 291 ANDS 0xF2000000,/* ANDS ARM64Op_eor_immediate_64_bit */ 292 Move wide (immediate) /* Move wide (immediate) */ 293 MOVN 0x12800000,/* MOVN ARM64Op_movn_32_bit */ 294 MOVZ 0x52800000,/* MOVZ ARM64Op_movz_32_bit */ 295 MOVK 0x72800000,/* MOVK ARM64Op_movz_32_bit */ 296 MOVN 0x92800000,/* MOVN ARM64Op_movz_64_bit */ 297 MOVZ 0xD2800000,/* MOVX ARM64Op_movz_64_bit */ 298 MOVK 0xF2800000,/* MOVK ARM64Op_movz_64_bit */ 299 Bitfield /* Bitfield */ 300 SBFM 0x13000000,/* BFM ARM64Op_bfm_32_bit *	284	Al	ND	0x12000000,/* A	AND	ARM64Op_and_immediate_32_bit */
287 ANDS 0x72000000,/* ANDS ARM64Op_ands_immediate_32_bit */ 288 AND 0x92000000,/* AND ARM64Op_and_immediate_64_bit */ 289 ORR 0xB2000000,/* ORR ARM64Op_orr_immediate_64_bit */ 290 EOR 0xD2000000,/* EOR ARM64Op_orr_immediate_64_bit */ 291 ANDS 0xF2000000,/* ANDS ARM64Op_ands_immediate_64_bit */ 292 Move wide (immediate) /* Move wide (immediate) */ 293 MOVN 0x12800000,/* MOVN ARM64Op_movn_32_bit */ 294 MOVZ 0x52800000,/* MOVZ ARM64Op_movz_32_bit */ 295 MOVK 0x72800000,/* MOVK ARM64Op_movn_64_bit */ 296 MOVN 0x92800000,/* MOVN ARM64Op_movn_64_bit */ 297 MOVZ 0xD2800000,/* MOVZ ARM64Op_movz_64_bit */ 298 MOVK 0xF2800000,/* MOVK ARM64Op_movk_64_bit */ 299 Bitfield /* Bitfield */ 300 SBFM 0x13000000,/* SBFM ARM64Op_bfm_32_bit */ 301 BFM 0x33000000,/* BFM ARM64Op_bfm_32_bit */	285	0	RR	0x32000000,/* C	ORR	ARM64Op_orr_immediate_32_bit */
288 AND 0x92000000,/* AND ARM64Op_and_immediate_64_bit */ 289 ORR 0xB2000000,/* ORR ARM64Op_and_immediate_64_bit */ 290 EOR 0xD2000000,/* EOR ARM64Op_eor_immediate_64_bit */ 291 ANDS 0xF2000000,/* ANDS ARM64Op_ands_immediate_64_bit */ 292 Move wide (immediate) /* Move wide (immediate) */ 293 MOVN 0x12800000,/* MOVN ARM64Op_movn_32_bit */ 294 MOVZ 0x52800000,/* MOVZ ARM64Op_movz_32_bit */ 295 MOVK 0x72800000,/* MOVK ARM64Op_movk_32_bit */ 296 MOVN 0x92800000,/* MOVN ARM64Op_movn_64_bit */ 297 MOVZ 0xD2800000,/* MOVZ ARM64Op_movz_64_bit */ 298 MOVK 0xF2800000,/* MOVK ARM64Op_movk_64_bit */ 299 Bitfield /* Bitfield */ 300 SBFM 0x13000000,/* SBFM ARM64Op_sbfm_32_bit */ 301 BFM 0x33000000,/* BFM ARM64Op_bfm_32_bit */	286	E	OR	0x52000000,/* E	EOR	ARM64Op_eor_immediate_32_bit */
289 ORR 0xB2000000,/* ORR ARM64Op_orr_immediate_64_bit */ 290 EOR 0xD20000000,/* EOR ARM64Op_eor_immediate_64_bit */ 291 ANDS 0xF2000000,/* ANDS ARM64Op_ands_immediate_64_bit */ 292 Move wide (immediate) /* Move wide (immediate) */ 293 MOVN 0x12800000,/* MOVN ARM64Op_movn_32_bit */ 294 MOVZ 0x52800000,/* MOVZ ARM64Op_movz_32_bit */ 295 MOVK 0x72800000,/* MOVK ARM64Op_movk_32_bit */ 296 MOVN 0x92800000,/* MOVN ARM64Op_movn_64_bit */ 297 MOVZ 0xD2800000,/* MOVZ ARM64Op_movz_64_bit */ 298 MOVK 0xF2800000,/* MOVK ARM64Op_movk_64_bit */ 299 Bitfield /* Bitfield */ 300 SBFM 0x13000000,/* SBFM ARM64Op_sbfm_32_bit */ 301 BFM 0x33000000,/* BFM ARM64Op_bfm_32_bit */	287	ΑI	NDS	0x72000000,/* A	ANDS	ARM64Op_ands_immediate_32_bit */
290 EOR 0xD2000000,/* EOR ARM64Op_eor_immediate_64_bit */ 291 ANDS 0xF2000000,/* ANDS ARM64Op_ands_immediate_64_bit */ 292 Move wide (immediate) /* Move wide (immediate) */ 293 MOVN 0x12800000,/* MOVN ARM64Op_movn_32_bit */ 294 MOVZ 0x52800000,/* MOVZ ARM64Op_movz_32_bit */ 295 MOVK 0x72800000,/* MOVK ARM64Op_movk_32_bit */ 296 MOVN 0x92800000,/* MOVN ARM64Op_movn_64_bit */ 297 MOVZ 0xD2800000,/* MOVZ ARM64Op_movz_64_bit */ 298 MOVK 0xF2800000,/* MOVK ARM64Op_movk_64_bit */ 299 Bitfield /* Bitfield */ 300 SBFM 0x13000000,/* SBFM ARM64Op_sbfm_32_bit */ 301 BFM 0x33000000,/* BFM ARM64Op_bfm_32_bit */	288	ΑI	ND	0x92000000,/* A	AND	ARM64Op_and_immediate_64_bit */
291 ANDS 0xF2000000,/* ANDS ARM64Op_ands_immediate_64_bit */ 292 Move wide (immediate) /* Move wide (immediate) */ 293 MOVN 0x12800000,/* MOVN ARM64Op_movn_32_bit */ 294 MOVZ 0x52800000,/* MOVZ ARM64Op_movz_32_bit */ 295 MOVK 0x72800000,/* MOVK ARM64Op_movk_32_bit */ 296 MOVN 0x92800000,/* MOVN ARM64Op_movn_64_bit */ 297 MOVZ 0xD2800000,/* MOVZ ARM64Op_movz_64_bit */ 298 MOVK 0xF2800000,/* MOVK ARM64Op_movk_64_bit */ 299 Bitfield /* Bitfield */ 300 SBFM 0x13000000,/* SBFM ARM64Op_sbfm_32_bit */ 301 BFM 0x33000000,/* BFM ARM64Op_bfm_32_bit */	289	0	RR	0xB2000000,/* (ORR	ARM64Op_orr_immediate_64_bit */
Move wide (immediate) /* Move wide (immediate) */ 293 MOVN 0x12800000,/* MOVN ARM64Op_movn_32_bit */ 294 MOVZ 0x52800000,/* MOVZ ARM64Op_movz_32_bit */ 295 MOVK 0x72800000,/* MOVK ARM64Op_movk_32_bit */ 296 MOVN 0x92800000,/* MOVN ARM64Op_movn_64_bit */ 297 MOVZ 0xD2800000,/* MOVZ ARM64Op_movz_64_bit */ 298 MOVK 0xF2800000,/* MOVK ARM64Op_movk_64_bit */ 299 Bitfield /* Bitfield */ 300 SBFM 0x13000000,/* SBFM ARM64Op_sbfm_32_bit */ 301 BFM 0x33000000,/* BFM ARM64Op_bfm_32_bit */	290	E	OR	0xD2000000,/* E	EOR	ARM64Op_eor_immediate_64_bit */
293 MOVN 0x12800000,/* MOVN ARM64Op_movn_32_bit */ 294 MOVZ 0x52800000,/* MOVZ ARM64Op_movz_32_bit */ 295 MOVK 0x72800000,/* MOVK ARM64Op_movk_32_bit */ 296 MOVN 0x92800000,/* MOVN ARM64Op_movn_64_bit */ 297 MOVZ 0xD2800000,/* MOVZ ARM64Op_movz_64_bit */ 298 MOVK 0xF2800000,/* MOVK ARM64Op_movk_64_bit */ 299 Bitfield /* Bitfield */ 300 SBFM 0x13000000,/* SBFM ARM64Op_sbfm_32_bit */ 301 BFM 0x33000000,/* BFM ARM64Op_bfm_32_bit */	291	ΑI	NDS	0xF2000000,/* A	ANDS	ARM64Op_ands_immediate_64_bit */
294 MOVZ 0x52800000,/* MOVZ ARM64Op_movz_32_bit */ 295 MOVK 0x72800000,/* MOVK ARM64Op_movk_32_bit */ 296 MOVN 0x92800000,/* MOVN ARM64Op_movn_64_bit */ 297 MOVZ 0xD2800000,/* MOVZ ARM64Op_movz_64_bit */ 298 MOVK 0xF2800000,/* MOVK ARM64Op_movk_64_bit */ 299 Bitfield /* Bitfield */ 300 SBFM 0x13000000,/* SBFM ARM64Op_sbfm_32_bit */ 301 BFM 0x33000000,/* BFM ARM64Op_bfm_32_bit */	292	Move	wide (immediate)	/* Move wide (im	nmediate	e) */
295 MOVK 0x72800000,/* MOVK ARM64Op_movk_32_bit */ 296 MOVN 0x92800000,/* MOVN ARM64Op_movn_64_bit */ 297 MOVZ 0xD2800000,/* MOVZ ARM64Op_movz_64_bit */ 298 MOVK 0xF2800000,/* MOVK ARM64Op_movk_64_bit */ 299 Bitfield /* Bitfield */ 300 SBFM 0x13000000,/* SBFM ARM64Op_sbfm_32_bit */ 301 BFM 0x33000000,/* BFM ARM64Op_bfm_32_bit */	293	M	IOVN	0x12800000,/* N	MOVN	ARM64Op_movn_32_bit */
296 MOVN 0x92800000,/* MOVN ARM64Op_movn_64_bit */ 297 MOVZ 0xD2800000,/* MOVZ ARM64Op_movz_64_bit */ 298 MOVK 0xF2800000,/* MOVK ARM64Op_movk_64_bit */ 299 Bitfield /* Bitfield */ 300 SBFM 0x13000000,/* SBFM ARM64Op_sbfm_32_bit */ 301 BFM 0x33000000,/* BFM ARM64Op_bfm_32_bit */	294	M	IOVZ	0x52800000,/* N	MOVZ	ARM64Op_movz_32_bit */
297 MOVZ 0xD2800000,/* MOVZ ARM64Op_movz_64_bit */ 298 MOVK 0xF2800000,/* MOVK ARM64Op_movk_64_bit */ 299 Bitfield /* Bitfield */ 300 SBFM 0x13000000,/* SBFM ARM64Op_sbfm_32_bit */ 301 BFM 0x33000000,/* BFM ARM64Op_bfm_32_bit */	295	M	IOVK	0x72800000,/* N	MOVK	ARM64Op_movk_32_bit */
298 MOVK 0xF2800000,/* MOVK ARM64Op_movk_64_bit */ 299 Bitfield /* Bitfield */ 300 SBFM 0x13000000,/* SBFM ARM64Op_sbfm_32_bit */ 301 BFM 0x33000000,/* BFM ARM64Op_bfm_32_bit */	296	M	IOVN	0x92800000,/* N	MOVN	ARM64Op_movn_64_bit */
299 Bitfield /* Bitfield */ 300 SBFM 0x13000000,/* SBFM ARM64Op_sbfm_32_bit */ 301 BFM 0x33000000,/* BFM ARM64Op_bfm_32_bit */	297	M	IOVZ	0xD2800000,/* I	MOVZ	ARM64Op_movz_64_bit */
300 SBFM 0x13000000,/* SBFM ARM64Op_sbfm_32_bit */ 301 BFM 0x33000000,/* BFM ARM64Op_bfm_32_bit */	298	M	IOVK	0xF2800000,/* N	MOVK	ARM64Op_movk_64_bit */
301 BFM 0x33000000,/* BFM ARM64Op_bfm_32_bit */	299	Bitfiel	ld	/* Bitfield */		
· · · · · · · · · · · · · · · · · · ·	300	SI	BFM	0x13000000,/* S	SBFM	ARM64Op_sbfm_32_bit */
302 UBFM 0x53000000,/* UBFM ARM64Op_ubfm_32_bit */	301	BI	FM			ARM64Op_bfm_32_bit */
	302	UI	BFM	0x53000000,/* U	JBFM	ARM64Op_ubfm_32_bit */

1	in_use Opcode	//BINARY Opcod	de Opcodecomments
303	SBFM	0x93400000,/* SBFM	ARM64Op_sbfm_64_bit */
304	BFM	0xB3400000,/* BFM	ARM64Op_bfm_64_bit */
305	UBFM	0xD3400000,/* UBFM	ARM64Op_ubfm_64_bit */
306	Extract	/* Extract */	
307	EXTR	0x13800000,/* EXTR	ARM64Op_extr_32_bit */
308	EXTR	0x93C00000,/* EXTR	ARM64Op_extr_64_bit */
309	Data Processing – regis	5 /* Data Processing – re	egister */
310	Logical (shifted register)	/* Logical (shifted regis	ster) */
311	AND	0x0A000000,/* AND	ARM64Op_and_shifted_register_32_bit */
312	BIC	0x0A200000,/* BIC	ARM64Op_bic_shifted_register_32_bit */
313	ORR	0x2A000000,/* ORR	ARM64Op_orr_shifted_register_32_bit */
314	ORN	0x2A200000,/* ORN	ARM64Op_orn_shifted_register_32_bit */
315	EOR	0x4A000000,/* EOR	ARM64Op_eor_shifted_register_32_bit */
316	EON	0x4A200000,/* EON	ARM64Op_eon_shifted_register_32_bit */
317	ANDS	0x6A000000,/* ANDS	ARM64Op_ands_shifted_register_32_bit */
318	BICS	0x6A200000,/* BICS	ARM64Op_bics_shifted_register_32_bit */
319	AND	0x8A000000,/* AND	ARM64Op_and_shifted_register_64_bit */
320	BIC	0x8A200000,/* BIC	ARM64Op_bic_shifted_register_64_bit */
321	ORR	0xAA000000,/* ORR	ARM64Op_orr_shifted_register_64_bit */
322	ORN	0xAA200000,/* ORN	ARM64Op_orn_shifted_register_64_bit */
323	EOR	0xCA000000,/* EOR	ARM64Op_eor_shifted_register_64_bit */
324	EON	0xCA200000,/* EON	ARM64Op_eon_shifted_register_64_bit */
325	ANDS	0xEA000000,/* ANDS	ARM64Op_ands_shifted_register_64_bit */
326	BICS	0xEA200000,/* BICS	ARM64Op_bics_shifted_register_64_bit */
327	Add/subtract (shifted reg	ji /* Add/subtract (shifted	d register) */
328	ADD	0x0B000000,/* ADD	ARM64Op_add_shifted_register_32_bit */
329	ADDS	0x2B000000,/* ADDS	ARM64Op_adds_shifted_register_32_bit */
330	SUB	0x4B000000,/* SUB	ARM64Op_sub_shifted_register_32_bit */
331	SUBS	0x6B000000,/* SUBS	ARM64Op_subs_shifted_register_32_bit */
332	ADD	0x8B000000,/* ADD	ARM64Op_add_shifted_register_64_bit */
333	ADDS	0xAB000000,/* ADDS	ARM64Op_adds_shifted_register_64_bit */
334	SUB	0xCB000000,/* SUB	ARM64Op_sub_shifted_register_64_bit */
335	SUBS	0xEB000000,/* SUBS	ARM64Op_subs_shifted_register_64_bit */
336	Add/subtract (extended i	•	• ,
337	ADD	0x0B200000,/* ADD	ARM64Op_add_extended_register_32_bit */
338	ADDS	0x2B200000,/* ADDS	ARM64Op_adds_extended_register_32_bit */
339	SUB	0x4B200000,/* SUB	ARM64Op_sub_extended_register_32_bit */
340	SUBS	0x6B200000,/* SUBS	ARM64Op_subs_extended_register_32_bit */

1	in_use	Opcode	//BINARY Opcode Opcodecomments
341		ADD	0x8B200000,/* ADD ARM64Op_add_extended_register_64_bit */
342		ADDS	0xAB200000,/* ADDS ARM64Op_adds_extended_register_64_bit */
343		SUB	0xCB200000,/* SUB ARM64Op_sub_extended_register_64_bit */
344		SUBS	0xEB200000,/* SUBS ARM64Op_subs_extended_register_64_bit */
345		Add/subtract (with carry)	/* Add/subtract (with carry) */
346		ADC	0x1A000000,/* ADC ARM64Op_adc_32_bit */
347		ADCS	0x3A000000,/* ADCS ARM64Op_adcs_32_bit */
348		SBC	0x5A000000,/* SBC ARM64Op_sbc_32_bit */
349		SBCS	0x7A000000,/* SBCS ARM64Op_sbcs_32_bit */
350		ADC	0x9A000000,/* ADC
351		ADCS	0xBA000000,/* ADCS ARM64Op_adcs_64_bit */
352		SBC	0xDA000000,/* SBC ARM64Op_sbc_64_bit */
353		SBCS	0xFA000000,/* SBCS
354		Conditional compare (reg	g /* Conditional compare (register) */
355		CCMN	0x3A400000,/* CCMN ARM64Op_ccmn_register_32_bit */
356		CCMN	0xBA400000,/* CCMN ARM64Op_ccmn_register_64_bit */
357		CCMP	0x7A400000,/* CCMP ARM64Op_ccmp_register_32_bit */
358		CCMP	0xFA400000,/* CCMP ARM64Op_ccmp_register_64_bit */
359			r /* Conditional compare (immediate) */
360		CCMN	0x3A400800,/* CCMN ARM64Op_ccmn_immediate_32_bit */
361		CCMN	0xBA400800,/* CCMN ARM64Op_ccmn_immediate_64_bit */
362		CCMP	0x7A400800,/* CCMP ARM64Op_ccmp_immediate_32_bit */
363		CCMP	0xFA400800,/* CCMP ARM64Op_ccmp_immediate_64_bit */
364		Conditional select	/* Conditional select */
365		CSEL	0x1A800000,/* CSEL ARM64Op_csel_32_bit */
366		CSINC	0x1A800400,/* CSINC ARM64Op_csinc_32_bit */
367		CSINV	0x5A800000,/* CSINV ARM64Op_csinv_32_bit */
368		CSNEG	0x5A800400,/* CSNEG ARM64Op_csneg_32_bit */
369		CSEL	0x9A800000,/* CSEL ARM64Op_csel_64_bit */
370		CSINC	0x9A800400,/* CSINC ARM64Op_csinc_64_bit */
371		CSINV	0xDA800000,/* CSINV ARM64Op_csinv_64_bit */
372		CSNEG	0xDA800400,/* CSNEG ARM64Op_csneg_64_bit */
373		Data-processing (3 source	c: /* Data-processing (3 source) */
374		MADD	0x1B000000,/* MADD
375		MADD	0x9B000000,/* MADD
376		SMADDL	0x9B200000,/* SMADDL ARM64Op_smaddl */
377		UMADDL	0x9BA00000,/* UMADDL ARM64Op_umaddl */
378		MSUB	0x1B008000,/* MSUB

1	in_use	Opcode	//BINARY Opcode Opcodecomments
379	_	MSUB	0x9B008000,/* MSUB ARM64Op_msub_64_bit */
380		SMSUBL	0x9B208000,/* SMSUBL ARM64Op_smsubl */
381		UMSUBL	0x9BA08000,/* UMSUBL ARM64Op_umsubl */
382		SMULH	0x9B400000,/* SMULH ARM64Op_smulh */
383		UMULH	0x9BC00000,/* UMULH ARM64Op_umulh */
384		Data-processing (2 s	sourc /* Data-processing (2 source) */
385		CRC32X	0x9AC04C00,/* CRC32X ARM64Op_crc32x */
386		CRC32CX	0x9AC05C00,/* CRC32CX ARM64Op_crc32cx */
387		CRC32B	0x1AC04000,/* CRC32B ARM64Op_crc32b */
388		CRC32CB	0x1AC05000,/* CRC32CB ARM64Op_crc32cb */
389		CRC32H	0x1AC04400,/* CRC32H ARM64Op_crc32h */
390		CRC32CH	0x1AC05400,/* CRC32CH ARM64Op_crc32ch */
391		CRC32W	0x1AC04800,/* CRC32W ARM64Op_crc32w */
392		CRC32CW	0x1AC05800,/* CRC32CW ARM64Op_crc32cw */
393		UDIV	0x1AC00800,/* UDIV ARM64Op_udiv_32_bit */
394		UDIV	0x9AC00800,/* UDIV ARM64Op_udiv_64_bit */
395		SDIV	0x1AC00C00,/* SDIV ARM64Op_sdiv_32_bit */
396		SDIV	0x9AC00C00,/* SDIV ARM64Op_sdiv_64_bit */
397		LSLV	0x1AC02000,/* LSLV ARM64Op_lslv_32_bit */
398		LSLV	0x9AC02000,/* LSLV ARM64Op_lslv_64_bit */
399		LSRV	0x1AC02400,/* LSRV ARM64Op_lsrv_32_bit */
400		LSRV	0x9AC02400,/* LSRV ARM64Op_lsrv_64_bit */
401		ASRV	0x1AC02800,/* ASRV ARM64Op_asrv_32_bit */
402		ASRV	0x9AC02800,/* ASRV
403		RORV	0x1AC02C00,/* RORV ARM64Op_rorv_32_bit */
404		RORV	0x9AC02C00,/* RORV ARM64Op_rorv_64_bit */
405			sourc /* Data-processing (1 source) */
406		RBIT	0x5AC00000,/* RBIT ARM64Op_rbit_32_bit */
407		RBIT	0xDAC00000,/* RBIT
408		CLZ	0x5AC01000,/* CLZ ARM64Op_clz_32_bit */
409		CLZ	0xDAC01000,/* CLZ
410		CLS	0x5AC01400,/* CLS ARM64Op_cls_32_bit */
411		CLS	0xDAC01400,/* CLS ARM64Op_cls_64_bit */
412		REV	0x5AC00800,/* REV ARM64Op_rev_32_bit */
413		REV	0xDAC00C00,/* REV ARM64Op_rev_64_bit */
414		REV16	0xDAC00400,/* REV16 ARM64Op_rev16_64_bit */
415		REV16	0x5AC00400,/* REV16 ARM64Op_rev16_32_bit */
416		REV32	0xDAC00800,/* REV32 ARM64Op_rev32 */

```
Opcode
                                         //BINARY Opcode
                                                                  Opcodecomments
      in use
1
      II
             Data Processing - SIMD /* Data Processing - SIMD and floating point */
417
      //
                 Floating-point<->fixed-po /* Floating-point<->fixed-point conversions */
418
      //
419
                    SCVTF
                                          //0x1E020000,/* SCVTF
                                                                  ARM64Op_scvtf_scalar_fixed_point_32_bit_to_single_
      //
                                                                  ARM64Op_ucvtf_scalar_fixed_point_32_bit_to_single
                    UCVTF
420
                                         //0x1E030000,/* UCVTF
      II
421
                    FCVTZS
                                          //0x1ED80000,/* FCVTZS
                                                                  ARM64Op_fcvtzs_scalar_fixed_point_Single_precisic
      //
                    FCVTZU
                                         //0x1ED90000,/* FCVTZU ARM64Op_fcvtzu_scalar_fixed_point_Single_precisic
422
      II
                                                                  ARM64Op_scvtf_scalar_fixed_point_32_bit_to_double
423
                     SCVTF
                                         //0x1E020000,/* SCVTF
      II
424
                     UCVTF
                                          //0x1E030000,/* UCVTF
                                                                  ARM64Op ucvtf scalar fixed point 32 bit to double
      //
                                                                  ARM64Op_fcvtzs_scalar_fixed_point_Double_precisi
                    FCVTZS
425
                                          //0x1ED80000,/* FCVTZS
      //
                    FCVTZU
426
                                         //0x1ED90000,/* FCVTZU ARM64Op fcvtzu scalar fixed point Double precis
      II
                                                                  ARM64Op_scvtf_scalar_fixed_point_64_bit_to_single_
                    SCVTF
427
                                         //0x9E020000,/* SCVTF
      II
                    UCVTF
                                          //0x9E030000,/* UCVTF
                                                                  ARM64Op ucvtf scalar fixed point 64 bit to single
428
      //
                    FCVTZS
                                          //0x9ED80000,/* FCVTZS
                                                                   ARM64Op fcvtzs scalar fixed point Single precisic
429
      //
                    FCVTZU
430
                                         //0x9ED90000,/* FCVTZU ARM64Op fcvtzu scalar fixed point Single precision
      II
                    SCVTF
                                         //0x9E020000,/* SCVTF
                                                                  ARM64Op scvtf scalar fixed point 64 bit to double
431
      //
                     UCVTF
432
                                          //0x9E030000,/* UCVTF
                                                                  ARM64Op_ucvtf_scalar_fixed_point_64_bit_to_double
      //
                    FCVTZS
433
                                         //0x9ED80000,/* FCVTZS
                                                                  ARM64Op_fcvtzs_scalar_fixed_point_Double_precisi
      //
434
                     FCVTZU
                                         //0x9ED90000,/* FCVTZU
                                                                   ARM64Op_fcvtzu_scalar_fixed_point_Double_precis
      II
                 Floating-point conditional /* Floating-point conditional compare */
435
      //
                    FCCMP
                                                                  ARM64Op_fccmp_Single_precision */
436
                                          //0x1E200400,/* FCCMP
      //
                                                                  ARM64Op_fccmpe_Single_precision */
437
                    FCCMPE
                                         //0x1E200410,/* FCCMPE
      //
                     FCCMP
                                                                  ARM64Op_fccmp_Double_precision */
438
                                         //0x1E600400,/* FCCMP
      II
                                         //0x1E600410,/* FCCMPE ARM64Op_fccmpe_Double_precision */
439
                     FCCMPE
      II
440
                 Floating-point data-proce /* Floating-point data-processing (2 source) */
      //
                                                                 ARM64Op_fmul_scalar_Single_precision */
441
                     FMUL
                                         //0x1E200800,/* FMUL
      11
                     FDIV
442
                                         //0x1E201800,/* FDIV
                                                                ARM64Op fdiv scalar Single precision */
      II
                    FADD
                                                                 ARM64Op_fadd_scalar_Single_precision */
443
                                         //0x1E202800,/* FADD
      //
444
                    FSUB
                                          //0x1E203800,/* FSUB
                                                                 ARM64Op fsub scalar Single precision */
      11
                                                                 ARM64Op_fmax_scalar_Single_precision */
                     FMAX
445
                                         //0x1E204800,/* FMAX
      11
                     FMIN
                                         //0x1E205800,/* FMIN
                                                                 ARM64Op fmin scalar Single precision */
446
      II
                     FMAXNM
                                                                   ARM64Op fmaxnm scalar Single precision */
447
                                         //0x1E206800,/* FMAXNM
      II
                     FMINNM
                                          //0x1E207800,/* FMINNM
                                                                   ARM64Op_fminnm_scalar_Single_precision */
448
      //
                     FNMUL
                                         //0x1E208800,/* FNMUL
                                                                  ARM64Op_fnmul_Single_precision */
449
      //
                     FMUL
450
                                          //0x1E600800,/* FMUL
                                                                 ARM64Op_fmul_scalar_Double_precision */
```

1	in_use	Opcode	//BINARY Opcode	Opcodecomments
451	//	FDIV	//0x1E601800,/* FDIV	ARM64Op_fdiv_scalar_Double_precision */
452	<i>II</i>	FADD	//0x1E602800,/* FADD	ARM64Op_fadd_scalar_Double_precision */
453	<i>II</i>	FSUB	//0x1E603800,/* FSUB	ARM64Op_fsub_scalar_Double_precision */
454	<i>II</i>	FMAX	//0x1E604800,/* FMAX	ARM64Op_fmax_scalar_Double_precision */
455	<i>II</i>	FMIN	//0x1E605800,/* FMIN	ARM64Op_fmin_scalar_Double_precision */
456	<i>II</i>	FMAXNM	//0x1E606800,/* FMAXNI	M ARM64Op_fmaxnm_scalar_Double_precision */
457	<i>II</i>	FMINNM	//0x1E607800,/* FMINNN	ARM64Op_fminnm_scalar_Double_precision */
458	<i>II</i>	FNMUL	//0x1E608800,/* FNMUL	ARM64Op_fnmul_Double_precision */
459	<i>II</i>	Floating-point condition	a /* Floating-point condition	nal select */
460	<i>II</i>	FCSEL	//0x1E200C00,/* FCSEL	ARM64Op_fcsel_Single_precision */
461	<i>II</i>	FCSEL	//0x1E600C00,/* FCSEL	ARM64Op_fcsel_Double_precision */
462	<i>II</i>	Floating-point immediate	/* Floating-point immedia	te */
463	<i>II</i>	FMOV	//0x1E201000,/* FMOV	ARM64Op_fmov_scalar_immediate_Single_precision '
464	<i>II</i>	FMOV	//0x1E601000,/* FMOV	ARM64Op_fmov_scalar_immediate_Double_precision
465	<i>II</i>	Floating-point compare	/* Floating-point compare	*/
466	<i>II</i>	FCMP	//0x1E202000,/* FCMP	ARM64Op_fcmp_Single_precision */
467	<i>II</i>	FCMP	//0x1E202008,/* FCMP	ARM64Op_fcmp_Single_precision_zero */
468	<i>II</i>	FCMPE	//0x1E202010,/* FCMPE	ARM64Op_fcmpe_Single_precision */
469	<i>II</i>	FCMPE	//0x1E202018,/* FCMPE	ARM64Op_fcmpe_Single_precision_zero */
470	<i>II</i>	FCMP	//0x1E602000,/* FCMP	ARM64Op_fcmp_Double_precision */
471	<i>II</i>	FCMP	//0x1E602008,/* FCMP	ARM64Op_fcmp_Double_precision_zero */
472	<i>II</i>	FCMPE	//0x1E602010,/* FCMPE	ARM64Op_fcmpe_Double_precision */
473	<i>II</i>	FCMPE	//0x1E602018,/* FCMPE	ARM64Op_fcmpe_Double_precision_zero */
474	<i>II</i>	Floating-point data-proc	e /* Floating-point data-pro	cessing (1 source) */
475	<i>II</i>	FMOV	//0x1E204000,/* FMOV	ARM64Op_fmov_register_Single_precision */
476	<i>II</i>	FABS	//0x1E20C000,/* FABS	ARM64Op_fabs_scalar_Single_precision */
477	<i>II</i>	FNEG	//0x1E214000,/* FNEG	ARM64Op_fneg_scalar_Single_precision */
478	<i>II</i>	FSQRT	//0x1E21C000,/* FSQRT	ARM64Op_fsqrt_scalar_Single_precision */
479	<i>II</i>	FCVT	//0x1E22C000,/* FCVT	ARM64Op_fcvt_Single_precision_to_double_precision
480	<i>II</i>	FCVT	//0x1E23C000,/* FCVT	ARM64Op_fcvt_Single_precision_to_half_precision */
481	<i>II</i>	FRINTN	//0x1E244000,/* FRINTN	ARM64Op_frintn_scalar_Single_precision */
482	II .	FRINTP	//0x1E24C000,/* FRINTP	ARM64Op_frintp_scalar_Single_precision */
483	<i>II</i>	FRINTM	//0x1E254000,/* FRINTM	ARM64Op_frintm_scalar_Single_precision */
484	<i>II</i>	FRINTZ	//0x1E25C000,/* FRINTZ	ARM64Op_frintz_scalar_Single_precision */

1	in_use	Opcode	//BINARY Opcode Opcodecomments
485	<i>II</i>	FRINTA	//0x1E264000,/* FRINTA ARM64Op_frinta_scalar_Single_precision */
486	<i>II</i>	FRINTX	//0x1E274000,/* FRINTX ARM64Op_frintx_scalar_Single_precision */
487	<i>II</i>	FRINTI	//0x1E27C000,/* FRINTI ARM64Op_frinti_scalar_Single_precision */
488	<i>II</i>	FMOV	//0x1E604000,/* FMOV ARM64Op_fmov_register_Double_precision */
489	<i>II</i>	FABS	//0x1E60C000,/* FABS ARM64Op_fabs_scalar_Double_precision */
490	<i>II</i>	FNEG	//0x1E614000,/* FNEG ARM64Op_fneg_scalar_Double_precision */
491	<i>II</i>	FSQRT	//0x1E61C000,/* FSQRT ARM64Op_fsqrt_scalar_Double_precision */
492	<i>II</i>	FCVT	//0x1E62C000,/* FCVT ARM64Op_fcvt_Double_precision_to_single_precision
493	<i>II</i>	FCVT	//0x1E63C000,/* FCVT ARM64Op_fcvt_Double_precision_to_half_precision */
494	<i>II</i>	FRINTN	//0x1E644000,/* FRINTN ARM64Op_frintn_scalar_Double_precision */
495	<i>II</i>	FRINTP	//0x1E64C000,/* FRINTP ARM64Op_frintp_scalar_Double_precision */
496	<i>II</i>	FRINTM	//0x1E654000,/* FRINTM ARM64Op_frintm_scalar_Double_precision */
497	<i>II</i>	FRINTZ	//0x1E65C000,/* FRINTZ ARM64Op_frintz_scalar_Double_precision */
498	<i>II</i>	FRINTA	//0x1E664000,/* FRINTA ARM64Op_frinta_scalar_Double_precision */
499	<i>II</i>	FRINTX	//0x1E674000,/* FRINTX ARM64Op_frintx_scalar_Double_precision */
500	<i>II</i>	FRINTI	//0x1E67C000,/* FRINTI ARM64Op_frinti_scalar_Double_precision */
501	<i>II</i>	FCVT	//0x1EE24000,/* FCVT ARM64Op_fcvt_Half_precision_to_single_precision */
502	<i>II</i>	FCVT	//0x1EE2C000,/* FCVT ARM64Op_fcvt_Half_precision_to_double_precision */
503	<i>II</i>	Floating-point<->int	eger τ /* Floating-point<->integer conversions */
504	<i>II</i>	FCVTNS	//0x1E200000,/* FCVTNS ARM64Op_fcvtns_scalar_Single_precision_to_32_bit
505	<i>II</i>	FCVTNU	//0x1E210000,/* FCVTNU ARM64Op_fcvtnu_scalar_Single_precision_to_32_bi
506	<i>II</i>	SCVTF	//0x1E220000,/* SCVTF ARM64Op_scvtf_scalar_integer_32_bit_to_single_pre
507	<i>II</i>	UCVTF	//0x1E230000,/* UCVTF ARM64Op_ucvtf_scalar_integer_32_bit_to_single_pre
508	<i>II</i>	FCVTAS	//0x1E240000,/* FCVTAS ARM64Op_fcvtas_scalar_Single_precision_to_32_bit
509	<i>II</i>	FCVTAU	//0x1E250000,/* FCVTAU ARM64Op_fcvtau_scalar_Single_precision_to_32_bit
510	<i>II</i>	FMOV	//0x1E260000,/* FMOV ARM64Op_fmov_general_Single_precision_to_32_bit
511	<i>II</i>	FMOV	//0x1E270000,/* FMOV ARM64Op_fmov_general_32_bit_to_single_precision
512	<i>II</i>	FCVTPS	//0x1E280000,/* FCVTPS ARM64Op_fcvtps_scalar_Single_precision_to_32_bit
513	<i>II</i>	FCVTPU	//0x1E290000,/* FCVTPU ARM64Op_fcvtpu_scalar_Single_precision_to_32_bit
514	//	FCVTMS	//0x1E300000,/* FCVTMS ARM64Op_fcvtms_scalar_Single_precision_to_32_b
515	//	FCVTMU	//0x1E310000,/* FCVTMU ARM64Op_fcvtmu_scalar_Single_precision_to_32_b
516	//	FCVTZS	//0x1E380000,/* FCVTZS ARM64Op_fcvtzs_scalar_integer_Single_precision_tc
517	//	FCVTZU	//0x1E390000,/* FCVTZU ARM64Op_fcvtzu_scalar_integer_Single_precision_tc
518	<i>II</i>	FCVTNS	//0x1E600000,/* FCVTNS ARM64Op_fcvtns_scalar_Double_precision_to_32_b

1	in_use	Opcode	//BINARY Opco	ode	Opcodecomments
519	<i>II</i>	FCVTNU	//0x1E610000,/* FCV	TNU	ARM64Op_fcvtnu_scalar_Double_precision_to_32_b
520	<i>II</i>	SCVTF	//0x1E620000,/* SCV	TF	ARM64Op_scvtf_scalar_integer_32_bit_to_double_pre
521	<i>II</i>	UCVTF	//0x1E630000,/* UCV	TF	ARM64Op_ucvtf_scalar_integer_32_bit_to_double_pr
522	<i>II</i>	FCVTAS	//0x1E640000,/* FCV	TAS	ARM64Op_fcvtas_scalar_Double_precision_to_32_b
523	<i>II</i>	FCVTAU	//0x1E650000,/* FCV	TAU	ARM64Op_fcvtau_scalar_Double_precision_to_32_b
524	<i>II</i>	FCVTPS	//0x1E680000,/* FCV	TPS	ARM64Op_fcvtps_scalar_Double_precision_to_32_b
525	<i>II</i>	FCVTPU	//0x1E690000,/* FCV	TPU	ARM64Op_fcvtpu_scalar_Double_precision_to_32_b
526	<i>II</i>	FCVTMS	//0x1E700000,/* FCV	TMS	ARM64Op_fcvtms_scalar_Double_precision_to_32_l
527	<i>II</i>	FCVTMU	//0x1E710000,/* FCV	TMU	ARM64Op_fcvtmu_scalar_Double_precision_to_32_
528	<i>II</i>	FCVTZS	//0x1E780000,/* FCV	TZS	ARM64Op_fcvtzs_scalar_integer_Double_precision_t
529	<i>II</i>	FCVTZU	//0x1E790000,/* FCV	TZU	ARM64Op_fcvtzu_scalar_integer_Double_precision_
530	<i>II</i>	FCVTNS	//0x9E200000,/* FCV	TNS	ARM64Op_fcvtns_scalar_Single_precision_to_64_bit
531	<i>II</i>	FCVTNU	//0x9E210000,/* FCV	TNU	ARM64Op_fcvtnu_scalar_Single_precision_to_64_bi
532	<i>II</i>	SCVTF	//0x9E220000,/* SCV	TF	ARM64Op_scvtf_scalar_integer_64_bit_to_single_pre
533	<i>II</i>	UCVTF	//0x9E230000,/* UCV	TF.	ARM64Op_ucvtf_scalar_integer_64_bit_to_single_pre
534	<i>II</i>	FCVTAS	//0x9E244000,/* FCV	TAS	ARM64Op_fcvtas_scalar_Single_precision_to_64_bit
535	<i>II</i>	FCVTAU	//0x9E250000,/* FCV	TAU	ARM64Op_fcvtau_scalar_Single_precision_to_64_bit
536	<i>II</i>	FCVTPS	//0x9E280000,/* FCV	TPS	ARM64Op_fcvtps_scalar_Single_precision_to_64_bit
537	<i>II</i>	FCVTPU	//0x9E290000,/* FCV	TPU	ARM64Op_fcvtpu_scalar_Single_precision_to_64_bit
538	<i>II</i>	FCVTMS	//0x9E300000,/* FCV	TMS	ARM64Op_fcvtms_scalar_Single_precision_to_64_b
539	<i>II</i>	FCVTMU	//0x9E318000,/* FCV	TMU	ARM64Op_fcvtmu_scalar_Single_precision_to_64_b
540	<i>II</i>	FCVTZS	//0x9E380000,/* FCV	TZS	ARM64Op_fcvtzs_scalar_integer_Single_precision_tc
541	<i>II</i>	FCVTZU	//0x9E390000,/* FCV	TZU	ARM64Op_fcvtzu_scalar_integer_Single_precision_tc
542	<i>II</i>	FCVTNS	//0x9E200000,/* FCV	TNS	ARM64Op_fcvtns_scalar_Double_precision_to_64_b
543	<i>II</i>	FCVTNU	//0x9E210000,/* FCV	TNU	ARM64Op_fcvtnu_scalar_Double_precision_to_64_b
544	<i>II</i>	SCVTF	//0x9E620000,/* SCV	TF	ARM64Op_scvtf_scalar_integer_64_bit_to_double_pre
545	<i>II</i>	UCVTF	//0x9E630000,/* UCV	TF.	ARM64Op_ucvtf_scalar_integer_64_bit_to_double_pr
546	<i>II</i>	FCVTAS	//0x9E640000,/* FCV	TAS	ARM64Op_fcvtas_scalar_Double_precision_to_64_b
547	<i>II</i>	FCVTAU	//0x9E650000,/* FCV	TAU	ARM64Op_fcvtau_scalar_Double_precision_to_64_b
548	<i>II</i>	FMOV	//0x9E660000,/* FMC	V	ARM64Op_fmov_general_Double_precision_to_64_bit
549	<i>II</i>	FMOV	//0x9E670000,/* FMC	V	ARM64Op_fmov_general_64_bit_to_double_precision
550	<i>II</i>	FCVTPS	//0x9E680000,/* FCV	TPS	ARM64Op_fcvtps_scalar_Double_precision_to_64_b
551	<i>II</i>	FCVTPU	//0x9E690000,/* FCV	TPU	ARM64Op_fcvtpu_scalar_Double_precision_to_64_b
552	<i>II</i>	FCVTMS	//0x9E700000,/* FCV	TMS	ARM64Op_fcvtms_scalar_Double_precision_to_64_I

```
Opcode
                                        //BINARY Opcode
                                                                Opcodecomments
      in use
1
      //
                    FCVTMU
                                        //0x9E710000,/* FCVTMU
                                                                ARM64Op_fcvtmu_scalar_Double_precision_to_64_
553
      //
                    FCVTZS
                                                                ARM64Op_fcvtzs_scalar_integer_Double_precision_t
                                        //0x9E780000,/* FCVTZS
554
      II
555
                    FCVTZU
                                        //0x9E790000,/* FCVTZU
                                                                ARM64Op_fcvtzu_scalar_integer_Double_precision_
      II
                                                                ARM64Op_fmov_general_Top_half_of_128_bit_to_64
556
                    FMOV
                                        //0x9EAE0000,/* FMOV
      II
                    FMOV
557
                                        //0x9EAF0000,/* FMOV
                                                                ARM64Op_fmov_general_64_bit_to_top_half_of_128_
      II
558
                Floating-point data-proce /* Floating-point data-processing (3 source) */
      II
559
                    FMADD
                                        //0x1F000000,/* FMADD
                                                                ARM64Op fmadd Single precision */
      II
                                                                ARM64Op fmsub Single precision */
560
                    FMSUB
                                        //0x1F008000,/* FMSUB
      II
561
                    FNMADD
                                        //0x1F200000,/* FNMADD
                                                                 ARM64Op fnmadd Single precision */
      11
                    FNMSUB
562
                                        //0x1F208000,/* FNMSUB
                                                                 ARM64Op fnmsub Single precision */
      II
                    FMADD
                                        //0x1F400000,/* FMADD
563
                                                                ARM64Op fmadd Double precision */
      II
                    FMSUB
                                        //0x1F408000,/* FMSUB
                                                                ARM64Op fmsub Double precision */
564
      11
                    FNMADD
                                        //0x1F600000,/* FNMADD
                                                                 ARM64Op fnmadd Double precision */
565
      11
                    FNMSUB
566
                                        //0x1F608000,/* FNMSUB
                                                                 ARM64Op fnmsub Double precision */
      II
                AdvSIMD scalar three san /* AdvSIMD scalar three same */
567
      II
                                                                ARM64Op_sqadd_Scalar */
                    SQADD
                                        //0x5E200C00,/* SQADD
568
      II
                    SQSUB
                                                                ARM64Op_sqsub_Scalar */
                                        //0x5E202C00,/* SQSUB
569
      //
570
                    CMGT
                                        //0x5E203400,/* CMGT
                                                               ARM64Op_cmgt_register_Scalar */
      //
                    CMGE
                                                                ARM64Op_cmge_register_Scalar */
571
                                        //0x5E203C00,/* CMGE
      //
                    SSHL
                                        //0x5E204400,/* SSHL
                                                               ARM64Op_sshl_Scalar */
572
      //
                    SQSHL
                                                                ARM64Op_sqshl_register_Scalar */
573
                                        //0x5E204C00,/* SQSHL
      //
                    SRSHL
574
                                        //0x5E205400,/* SRSHL
                                                                ARM64Op srshl Scalar */
      II
575
                    SQRSHL
                                        //0x5E205C00,/* SQRSHL ARM64Op sgrshl Scalar */
      II
576
                    ADD
                                        //0x5E208400,/* ADD
                                                               ARM64Op add vector Scalar */
      II
                    CMTST
577
                                        //0x5E208C00,/* CMTST
                                                                ARM64Op cmtst Scalar */
      //
                    SQDMULH
578
                                        //0x5E20B400,/* SQDMULH ARM64Op sqdmulh vector Scalar */
      II
                    FMULX
579
                                        //0x5E20DC00,/* FMULX
                                                                 ARM64Op fmulx Scalar */
      //
580
                    FCMEQ
                                        //0x5E20E400,/* FCMEQ
                                                                 ARM64Op fcmeq register Scalar */
      11
                    FRECPS
581
                                        //0x5E20FC00,/* FRECPS
                                                                ARM64Op frecps Scalar */
      11
                                        //0x5EA0FC00,/* FRSQRTS ARM64Op_frsqrts_Scalar */
                    FRSQRTS
582
      II
                                                                 ARM64Op_uqadd_Scalar */
                    UQADD
                                        //0x7E200C00,/* UQADD
583
      //
                    UQSUB
                                                                 ARM64Op_uqsub_Scalar */
                                        //0x7E202C00,/* UQSUB
584
      //
                    CMHI
                                        //0x7E203400,/* CMHI
                                                               ARM64Op_cmhi_register_Scalar */
585
      //
                    CMHS
                                        //0x7E203C00,/* CMHS
                                                                ARM64Op_cmhs_register_Scalar */
586
```

```
Opcode
                                        //BINARY Opcode
                                                                Opcodecomments
      in use
1
      II
                    USHL
                                        //0x7E204400,/* USHL
                                                               ARM64Op ushl Scalar */
587
      //
                    UQSHL
                                                                ARM64Op ugshl register Scalar */
                                        //0x7E204C00,/* UQSHL
588
      II
                    URSHL
                                        //0x7E205400,/* URSHL
                                                                ARM64Op_urshl_Scalar */
589
      II
590
                    UQRSHL
                                        //0x7E205C00,/* UQRSHL ARM64Op ugrshl Scalar */
      II
                                                               ARM64Op_sub_vector_Scalar */
591
                    SUB
                                        //0x7E208400,/* SUB
      II
592
                    CMEQ
                                        //0x7E208C00./* CMEQ
                                                                ARM64Op cmeg register Scalar */
      II
593
                    SQRDMULH
                                        //0x7E20B400,/* SQRDMULH ARM64Op sqrdmulh vector Scalar */
      II
594
                    FCMGE
                                        //0x7E20E400,/* FCMGE
                                                                 ARM64Op fcmge register Scalar */
      II
                    FACGE
595
                                        //0x7E20EC00,/* FACGE
                                                                 ARM64Op facge Scalar */
      II
                    FABD
596
                                        //0x7EA0D400,/* FABD
                                                                ARM64Op fabd Scalar */
      II
                    FCMGT
597
                                        //0x7EA0E400,/* FCMGT
                                                                 ARM64Op fcmgt register Scalar */
      II
                    FACGT
                                        //0x7EA0EC00,/* FACGT
                                                                 ARM64Op facgt Scalar */
598
      II
                AdvSIMD scalar three diff /* AdvSIMD scalar three different */
599
      11
                    SQDMLAL
600
                                        //0x5E209000,/* SQDMLAL ARM64Op sqdmlal vector Scalarwrites to low half
      II
                    SQDMLAL2
                                        //0x5E209000,/* SQDMLAL2 ARM64Op sqdmlal2 vector Scalarwrites to high his
601
      II
                                        //0x5E20B000,/* SQDMLSL ARM64Op_sqdmlsl_vector_Scalarwrites to low half
                    SQDMLSL
602
      II
                    SQDMLSL2
                                        //0x5E20B000,/* SQDMLSL2 ARM64Op_sqdmlsl2_vector_Scalarwrites to high his
603
      //
                    SQDMULL
                                        //0x5E20D000,/* SQDMULL ARM64Op_sqdmull_vector_Scalarwrites to low half
604
      II
                    SQDMULL2
                                        //0x5E20D000,/* SQDMULL2 ARM64Op_sqdmull2_vector_Scalarwrites to high h
605
      II
                AdvSIMD scalar two-reg r /* AdvSIMD scalar two-reg misc */
606
      II
                                        //0x5E203800,/* SUQADD ARM64Op_suqadd_Scalar */
                    SUQADD
607
      II
                    SQABS
                                        //0x5E207800,/* SQABS
                                                                ARM64Op sqabs Scalar */
608
      II
                                                                ARM64Op_cmgt_zero_Scalar */
609
                    CMGT
                                        //0x5E208800,/* CMGT
      II
                    CMEQ
610
                                        //0x5E209800,/* CMEQ
                                                                ARM64Op cmeg zero Scalar */
      II
                                                               ARM64Op_cmlt_zero_Scalar */
                    CMLT
611
                                        //0x5E20A800,/* CMLT
      II
                    ABS
612
                                        //0x5E20B800,/* ABS
                                                               ARM64Op abs Scalar */
      II
                    SQXTN
613
                                        //0x5E214800,/* SQXTN
                                                                ARM64Op sgxtn Scalarwrites to low half of the dest.
      II
614
                    SQXTN2
                                        //0x5E214800,/* SQXTN2 ARM64Op sqxtn2 Scalarwrites to high half of the de
      //
                    FCVTNS
615
                                        //0x5E21A800,/* FCVTNS
                                                                 ARM64Op fcvtns vector Scalar */
      //
                    FCVTMS
                                        //0x5E21B800,/* FCVTMS
                                                                 ARM64Op fcvtms vector Scalar */
616
      II
                    FCVTAS
617
                                        //0x5E21C800,/* FCVTAS
                                                                 ARM64Op fcvtas vector Scalar */
      II
                    SCVTF
                                                                ARM64Op_scvtf_vector_integer_Scalar */
                                        //0x5E21D800,/* SCVTF
618
      //
                    FCMGT
                                        //0x5EA0C800,/* FCMGT
                                                                 ARM64Op_fcmgt_zero_Scalar */
619
      //
                    FCMEQ
                                                                 ARM64Op_fcmeq_zero_Scalar */
620
                                        //0x5EA0D800,/* FCMEQ
```

1	in_use	Opcode	//BINARY Opcode Opcodecomments
621	<i> </i>	FCMLT	//0x5EA0E800,/* FCMLT ARM64Op_fcmlt_zero_Scalar */
622	<i>II</i>	FCVTPS	//0x5EA1A800,/* FCVTPS ARM64Op_fcvtps_vector_Scalar */
623	<i>II</i>	FCVTZS	//0x5EA1B800,/* FCVTZS ARM64Op_fcvtzs_vector_integer_Scalar */
624	<i>II</i>	FRECPE	//0x5EA1D800,/* FRECPE ARM64Op_frecpe_Scalar */
625	<i>II</i>	FRECPX	//0x5EA1F800,/* FRECPX ARM64Op_frecpx */
626	<i>II</i>	USQADD	//0x7E203800,/* USQADD ARM64Op_usqadd_Scalar */
627	<i>II</i>	SQNEG	//0x7E207800,/* SQNEG ARM64Op_sqneg_Scalar */
628	<i>II</i>	CMGE	//0x7E208800,/* CMGE ARM64Op_cmge_zero_Scalar */
629	<i>II</i>	CMLE	//0x7E209800,/* CMLE ARM64Op_cmle_zero_Scalar */
630	<i>II</i>	NEG	//0x7E20B800,/* NEG ARM64Op_neg_vector_Scalar */
631	<i>II</i>	SQXTUN	//0x7E212800,/* SQXTUN ARM64Op_sqxtun_Scalarwrites to low half of the des
632	<i>II</i>	SQXTUN2	//0x7E212800,/* SQXTUN2 ARM64Op_sqxtun2_Scalarwrites to high half of the
633	<i>II</i>	UQXTN	//0x7E214800,/* UQXTN ARM64Op_uqxtn_Scalarwrites to low half of the dest.
634	<i>II</i>	UQXTN2	//0x7E214800,/* UQXTN2 ARM64Op_uqxtn2_Scalarwrites to high half of the de
635	<i>II</i>	FCVTXN	//0x7E216800,/* FCVTXN ARM64Op_fcvtxn_Scalarwrites to low half of the dest
636	<i>II</i>	FCVTXN2	//0x7E216800,/* FCVTXN2 ARM64Op_fcvtxn2_Scalarwrites to high half of the d
637	<i>II</i>	FCVTNU	//0x7E21A800,/* FCVTNU ARM64Op_fcvtnu_vector_Scalar */
638	<i>II</i>	FCVTMU	//0x7E21B800,/* FCVTMU ARM64Op_fcvtmu_vector_Scalar */
639	<i>II</i>	FCVTAU	//0x7E21C800,/* FCVTAU ARM64Op_fcvtau_vector_Scalar */
640	<i>II</i>	UCVTF	//0x7E21D800,/* UCVTF ARM64Op_ucvtf_vector_integer_Scalar */
641	<i>II</i>	FCMGE	//0x7EA0C800,/* FCMGE ARM64Op_fcmge_zero_Scalar */
642	<i>II</i>	FCMLE	//0x7EA0D800,/* FCMLE ARM64Op_fcmle_zero_Scalar */
643	<i>II</i>	FCVTPU	//0x7EA1A800,/* FCVTPU ARM64Op_fcvtpu_vector_Scalar */
644	<i>II</i>	FCVTZU	//0x7EA1B800,/* FCVTZU ARM64Op_fcvtzu_vector_integer_Scalar */
645	<i>II</i>	FRSQRTE	//0x7EA1D800,/* FRSQRTE ARM64Op_frsqrte_Scalar */
646	<i>II</i>	AdvSIMD scalar pairwise	/* AdvSIMD scalar pairwise */
647	<i>II</i>	ADDP	//0x5E31B800,/* ADDP ARM64Op_addp_scalar */
648	<i>II</i>	FMAXNMP	//0x7E30C800,/* FMAXNMP ARM64Op_fmaxnmp_scalar */
649	<i>II</i>	FADDP	//0x7E30D800,/* FADDP ARM64Op_faddp_scalar */
650	<i>II</i>	FMAXP	//0x7E30F800,/* FMAXP ARM64Op_fmaxp_scalar */
651	<i>II</i>	FMINNMP	//0x7EB0C800,/* FMINNMP ARM64Op_fminnmp_scalar */
652	<i>II</i>	FMINP	//0x7EB0F800,/* FMINP ARM64Op_fminp_scalar */
653	<i>II</i>	AdvSIMD scalar copy	/* AdvSIMD scalar copy */
654	<i>II</i>	DUP	//0x5E000400,/* DUP ARM64Op_dup_element_Scalar */

```
Opcode
                                      //BINARY Opcode Opcodecomments
      in use
1
      II
               AdvSIMD scalar x indexec /* AdvSIMD scalar x indexed element */
655
      II
                   SQDMLAL
                                      //0x5F003000,/* SQDMLAL ARM64Op sqdmlal by element Scalar */
656
      II
657
                   SQDMLAL2
                                      //0x5F003000,/* SQDMLAL2 ARM64Op sqdmlal2 by element Scalar */
      II
658
                   SQDMLSL
                                      //0x5F007000,/* SQDMLSL ARM64Op sqdmlsl by element Scalar */
      II
                                      //0x5F007000,/* SQDMLSL2 ARM64Op_sqdmlsl2_by_element_Scalar */
659
                   SQDMLSL2
      II
660
                   SQDMULL
                                      //0x5F00B000,/* SQDMULL ARM64Op sqdmull by element Scalar */
      II
661
                   SQDMULL2
                                      //0x5F00B000,/* SQDMULL2 ARM64Op sqdmull2 by element Scalar */
      II
662
                   SQDMULH
                                      //0x5F00C000,/* SQDMULH ARM64Op sqdmulh by element Scalar */
      II
663
                   SQRDMULH
                                      //0x5F00D000,/* SQRDMULH ARM64Op sqrdmulh by element Scalar */
      //
664
                   FMLA
                                      //0x5F801000,/* FMLA
                                                           ARM64Op fmla by element Scalar */
      II
                   FMLS
665
                                      //0x5F805000,/* FMLS
                                                           ARM64Op fmls by element Scalar */
      II
                   FMUL
                                                           ARM64Op fmul by element Scalar */
666
                                      //0x5F809000,/* FMUL
      II
                   FMULX
                                      //0x7F809000,/* FMULX
                                                            ARM64Op fmulx by element Scalar */
667
      II
               AdvSIMD scalar shift by it /* AdvSIMD scalar shift by immediate */
668
      II
                   SSHR
                                      //0x5F000400,/* SSHR
                                                           ARM64Op_sshr_Scalarimmh != 0000 */
669
      II
                   SSRA
                                      //0x5F001400,/* SSRA
                                                            ARM64Op_ssra_Scalarimmh != 0000 */
670
      II
                   SRSHR
                                      671
      II
                   SRSRA
672
                                      //0x5F003400,/* SRSRA
                                                            ARM64Op_srsra_Scalarimmh != 0000 */
      II
                   SHL
673
                                      //0x5F005400,/* SHL
                                                           ARM64Op_shl_Scalarimmh != 0000 */
      //
                   SQSHL
674
                                      //0x5F007400,/* SQSHL
                                                            ARM64Op_sqshl_immediate_Scalarimmh != 0000 */
      //
675
                   SQSHRN
                                      II
676
                   SQSHRN2
                                      //0x5F009400,/* SQSHRN2 ARM64Op sqshrn2 Scalarimmh != 0000 */
      II
677
                   SQRSHRN
                                      //0x5F009C00,/* SQRSHRN ARM64Op_sqrshrn_Scalarimmh != 0000 */
      II
678
                   SQRSHRN2
                                      //0x5F009C00,/* SQRSHRN2 ARM64Op sqrshrn2 Scalarimmh != 0000 */
      II
679
                   SCVTF
                                      //0x5F00E400,/* SCVTF
                                                            ARM64Op scvtf vector fixed point Scalarimmh!= 00
      //
                   FCVTZS
680
                                      //0x5F00FC00,/* FCVTZS ARM64Op fcvtzs vector fixed point Scalarimmh !=
      II
                   USHR
681
                                      //0x7F000400,/* USHR
                                                            ARM64Op ushr Scalarimmh!= 0000 */
      II
682
                   USRA
                                      //0x7F001400,/* USRA
                                                            ARM64Op usra Scalarimmh!= 0000 */
      //
                   URSHR
                                                            ARM64Op_urshr_Scalarimmh != 0000 */
683
                                      //0x7F002400,/* URSHR
      //
                   URSRA
                                      //0x7F003400,/* URSRA
                                                            ARM64Op ursra Scalarimmh!= 0000 */
684
      II
                   SRI
                                      //0x7F004400,/* SRI
                                                          ARM64Op sri Scalarimmh!= 0000 */
685
      II
                   SLI
                                      //0x7F005400,/* SLI
                                                          ARM64Op_sli_Scalarimmh != 0000 */
686
      II
                   SQSHLU
                                      //0x7F006400,/* SQSHLU
                                                             ARM64Op_sqshlu_Scalarimmh != 0000 */
687
      II
                   UQSHL
688
                                      //0x7F007400,/* UQSHL ARM64Op_uqshl_immediate_Scalarimmh != 0000 */
```

1	in_use	Opcode	//BINARY Opcode Opcodecomments
689	II	SQSHRUN	//0x7F008400,/* SQSHRUN ARM64Op_sqshrun_Scalarimmh != 0000 */
690	<i>II</i>	SQSHRUN2	//0x7F008400,/* SQSHRUN2 ARM64Op_sqshrun2_Scalarimmh != 0000 */
691	<i>II</i>	SQRSHRUN	//0x7F008C00,/* SQRSHRUN ARM64Op_sqrshrun_Scalarimmh != 0000 */
692	<i>II</i>	SQRSHRUN2	//0x7F008C00,/* SQRSHRUN2 ARM64Op_sqrshrun2_Scalarimmh != 0000 */
693	<i>II</i>	UQSHRN	//0x7F009400,/* UQSHRN ARM64Op_uqshrn_Scalarimmh != 0000 */
694	<i>II</i>	UQRSHRN	//0x7F009C00,/* UQRSHRN ARM64Op_uqrshrn_Scalarimmh != 0000 */
695	<i>II</i>	UQRSHRN2	//0x7F009C00,/* UQRSHRN2 ARM64Op_uqrshrn2_Scalarimmh != 0000 */
696	<i>II</i>	UCVTF	//0x7F00E400,/* UCVTF ARM64Op_ucvtf_vector_fixed_point_Scalarimmh != 0
697	<i>II</i>	FCVTZU	//0x7F00FC00,/* FCVTZU ARM64Op_fcvtzu_vector_fixed_point_Scalarimmh !=
698	<i>II</i>	Crypto three-reg SHA	/* Crypto three-reg SHA */
699	<i>II</i>	SHA1C	//0x5E000000,/* SHA1C ARM64Op_sha1c */
700	<i>II</i>	SHA1P	//0x5E001000,/* SHA1P ARM64Op_sha1p */
701	<i>II</i>	SHA1M	//0x5E002000,/* SHA1M ARM64Op_sha1m */
702	<i>II</i>	SHA1SU0	//0x5E003000,/* SHA1SU0 ARM64Op_sha1su0 */
703	<i>II</i>	SHA256H	//0x5E004000,/* SHA256H ARM64Op_sha256h */
704	<i>II</i>	SHA256H2	//0x5E005000,/* SHA256H2 ARM64Op_sha256h2 */
705	<i>II</i>	SHA256SU1	//0x5E006000,/* SHA256SU1 ARM64Op_sha256su1 */
706	<i>II</i>	Crypto two-reg SHA	/* Crypto two-reg SHA */
707	<i>II</i>	SHA1H	//0x5E280800,/* SHA1H ARM64Op_sha1h */
708	<i>II</i>	SHA1SU1	//0x5E281800,/* SHA1SU1 ARM64Op_sha1su1 */
709	<i>II</i>	SHA256SU0	//0x5E282800,/* SHA256SU0 ARM64Op_sha256su0 */
710	<i>II</i>	Crypto AES	/* Crypto AES */
711	<i>II</i>	AESE	//0x4E284800,/* AESE ARM64Op_aese */
712	<i>II</i>	AESD	//0x4E285800,/* AESD ARM64Op_aesd */
713	<i>II</i>	AESMC	//0x4E286800,/* AESMC ARM64Op_aesmc */
714	<i>II</i>	AESIMC	//0x4E287800,/* AESIMC ARM64Op_aesimc */
715	<i>II</i>	AdvSIMD three same	/* AdvSIMD three same */
716	<i>II</i>	SHADD	//0x0E200400,/* SHADD ARM64Op_shadd */
717	<i>II</i>	SQADD	//0x0E200C00,/* SQADD ARM64Op_sqadd_Vector */
718	<i>II</i>	SRHADD	//0x0E201400,/* SRHADD ARM64Op_srhadd */
719	<i>II</i>	SHSUB	//0x0E202400,/* SHSUB ARM64Op_shsub */
720	<i>II</i>	SQSUB	//0x0E202C00,/* SQSUB ARM64Op_sqsub_Vector */
721	<i>II</i>	CMGT	//0x0E203400,/* CMGT ARM64Op_cmgt_register_Vector */
722	<i>II</i>	CMGE	//0x0E203C00,/* CMGE ARM64Op_cmge_register_Vector */

1	in_use	Opcode	//BINARY Opcode Opcodecomments
723	<i> </i>	SSHL Vector	//0x0E204400,/* SSHL VectoARM64Op_sshl vector */
724	<i>II</i>	SQSHL	//0x0E204C00,/* SQSHL ARM64Op_sqshl_register_Vector */
725	<i>II</i>	SRSHL	//0x0E205400,/* SRSHL ARM64Op_srshl_Vector */
726	<i>II</i>	SQRSHL	//0x0E205C00,/* SQRSHL ARM64Op_sqrshl_Vector */
727	<i>II</i>	SMAX	//0x0E206400,/* SMAX ARM64Op_smax */
728	<i>II</i>	SMIN	//0x0E206C00,/* SMIN ARM64Op_smin */
729	<i>II</i>	SABD	//0x0E207400,/* SABD
730	<i>II</i>	SABA	//0x0E207C00,/* SABA ARM64Op_saba */
731	<i>II</i>	ADD	//0x0E208400,/* ADD ARM64Op_add_vector_Vector */
732	<i>II</i>	CMTST	//0x0E208C00,/* CMTST ARM64Op_cmtst_Vector */
733	<i>II</i>	MLA	//0x0E209400,/* MLA ARM64Op_mla_vector */
734	<i>II</i>	MUL	//0x0E209C00,/* MUL ARM64Op_mul_vector */
735	<i>II</i>	SMAXP	//0x0E20A400,/* SMAXP
736	<i>II</i>	SMINP	//0x0E20AC00,/* SMINP ARM64Op_sminp */
737	<i>II</i>	SQDMULH	//0x0E20B400,/* SQDMULH ARM64Op_sqdmulh_vector_Vector */
738	<i>II</i>	ADDP	//0x0E20BC00,/* ADDP ARM64Op_addp_vector */
739	<i>II</i>	FMAXNM	//0x0E20C400,/* FMAXNM ARM64Op_fmaxnm_vector */
740	<i>II</i>	FMLA	//0x0E20CC00,/* FMLA ARM64Op_fmla_vector */
741	<i>II</i>	FADD	//0x0E20D400,/* FADD ARM64Op_fadd_vector */
742	<i>II</i>	FMULX	//0x0E20DC00,/* FMULX ARM64Op_fmulx_Vector */
743	<i>II</i>	FCMEQ	//0x0E20E400,/* FCMEQ ARM64Op_fcmeq_register_Vector */
744	<i>II</i>	FMAX	//0x0E20F400,/* FMAX
745	<i>II</i>	FRECPS	//0x0E20FC00,/* FRECPS ARM64Op_frecps_Vector */
746	<i>II</i>	AND	//0x0E201C00,/* AND ARM64Op_and_vector */
747	<i>II</i>	BIC	//0x0E601C00,/* BIC ARM64Op_bic_vector_register */
748	<i>II</i>	FMINNM	//0x0EA0C400,/* FMINNM ARM64Op_fminnm_vector */
749	<i>II</i>	FMLS	//0x0EA0CC00,/* FMLS ARM64Op_fmls_vector */
750	<i>II</i>	FSUB	//0x0EA0D400,/* FSUB ARM64Op_fsub_vector */
751	<i>II</i>	FMIN	//0x0EA0F400,/* FMIN ARM64Op_fmin_vector */
752	<i>II</i>	FRSQRTS	//0x0EA0FC00,/* FRSQRTS ARM64Op_frsqrts_Vector */
753	<i>II</i>	ORR	//0x0EA01C00,/* ORR ARM64Op_orr_vector_register */
754	<i>II</i>	ORN	//0x0EE01C00,/* ORN ARM64Op_orn_vector */
755	<i>II</i>	UHADD	//0x2E200400,/* UHADD ARM64Op_uhadd */
756	<i>II</i>	UQADD	//0x2E200C00,/* UQADD ARM64Op_uqadd_Vector */

1	in_use	Opcode	//BINARY Opcode Opcodecomments
757	<i>II</i>	URHADD	//0x2E201400,/* URHADD
758	<i>II</i>	UHSUB	//0x2E202400,/* UHSUB
759	<i>II</i>		//0x2E202C00,/* ARM64OpVector */
760	<i>II</i>	CMHI	//0x2E203400,/* CMHI ARM64Op_cmhi_register_Vector */
761	<i>II</i>	CMHS	//0x2E203C00,/* CMHS ARM64Op_cmhs_register_Vector */
762	<i>II</i>	USHL	//0x2E204400,/* USHL ARM64Op_ushl_Vector */
763	<i>II</i>	UQSHL	//0x2E204C00,/* UQSHL ARM64Op_uqshl_register_Vector */
764	<i>II</i>	URSHL	//0x2E205400,/* URSHL ARM64Op_urshl_Vector */
765	<i>II</i>	UQRSHL	//0x2E205C00,/* UQRSHL ARM64Op_uqrshl_Vector */
766	<i>II</i>	UMAX	//0x2E206400,/* UMAX ARM64Op_umax */
767	<i>II</i>	UMIN	//0x2E206C00,/* UMIN ARM64Op_umin */
768	<i>II</i>	UABD	//0x2E207400,/* UABD ARM64Op_uabd */
769	<i>II</i>	UABA	//0x2E207C00,/* UABA ARM64Op_uaba */
770	<i>II</i>	SUB	//0x2E208400,/* SUB ARM64Op_sub_vector_Vector */
771	<i>II</i>	CMEQ	//0x2E208C00,/* CMEQ ARM64Op_cmeq_register_Vector */
772	<i>II</i>	MLS	//0x2E209400,/* MLS ARM64Op_mls_vector */
773	<i>II</i>	PMUL	//0x2E209C00,/* PMUL ARM64Op_pmul */
774	<i>II</i>	UMAXP	//0x2E20A400,/* UMAXP ARM64Op_umaxp */
775	<i>II</i>	UMINP	//0x2E20AC00,/* UMINP ARM64Op_uminp */
776	<i>II</i>	SQRDMULH	//0x2E20B400,/* SQRDMULH ARM64Op_sqrdmulh_vector_Vector */
777	<i>II</i>	FMAXNMP	//0x2E20B400,/* FMAXNMP ARM64Op_fmaxnmp_vector */
778	<i>II</i>	FADDP	//0x2E20D400,/* FADDP ARM64Op_faddp_vector */
779	<i>II</i>	FMUL	//0x2E20DC00,/* FMUL ARM64Op_fmul_vector */
780	<i>II</i>	FCMGE	//0x2E20E400,/* FCMGE ARM64Op_fcmge_register_Vector */
781	<i>II</i>	FACGE	//0x2E20EC00,/* FACGE ARM64Op_facge_Vector */
782	<i>II</i>	FMAXP	//0x2E20F400,/* FMAXP ARM64Op_fmaxp_vector */
783	<i>II</i>	FDIV	//0x2E20FC00,/* FDIV ARM64Op_fdiv_vector */
784	<i>II</i>	EOR	//0x2E201C00,/* EOR ARM64Op_eor_vector */
785	<i>II</i>	BSL	//0x2E601C00,/* BSL ARM64Op_bsl */
786	<i>II</i>	FMINNMP	//0x2EA0C400,/* FMINNMP ARM64Op_fminnmp_vector */
787	<i>II</i>	FABD	//0x2EA0D400,/* FABD ARM64Op_fabd_Vector */
788	<i>II</i>	FCMGT	//0x2EA0E400,/* FCMGT ARM64Op_fcmgt_register_Vector */
789	<i>II</i>	FACGT	//0x2EA0EC00,/* FACGT ARM64Op_facgt_Vector */
790	<i>II</i>	FMINP	//0x2EA0F400,/* FMINP ARM64Op_fminp_vector */

1	in_use	Opcode	//BINARY Opcode Opcodecomments
791	<i>II</i>	BIT	//0x2EA01C00,/* BIT ARM64Op_bit */
792	<i>II</i>	BIF	//0x2EE01C00,/* BIF ARM64Op_bif */
793	<i>II</i>	AdvSIMD three different	/* AdvSIMD three different */
794	<i>II</i>	SADDL	//0x0E200000,/* SADDL ARM64Op_saddlwrites to low half of the dest. register
795	<i>II</i>	SADDL2	//0x4E200000,/* SADDL2 ARM64Op_saddl2writes to high half of the dest. regis
796	<i>II</i>	SADDW	//0x0E201000,/* SADDW ARM64Op_saddwwrites to low half of the dest. regist
797	<i>II</i>	SADDW2	//0x4E201000,/* SADDW2 ARM64Op_saddw2writes to high half of the dest. reg
798	<i>II</i>	SSUBL	//0x0E202000,/* SSUBL ARM64Op_ssublwrites to low half of the dest. register
799	<i>II</i>	SSUBL2	//0x4E202000,/* SSUBL2 ARM64Op_ssubl2writes to high half of the dest. regist
800	<i>II</i>	SSUBW	//0x0E203000,/* SSUBW ARM64Op_ssubwwrites to low half of the dest. registe
801	<i>II</i>	SSUBW2	//0x4E203000,/* SSUBW2 ARM64Op_ssubw2writes to high half of the dest. reg
802	<i>II</i>	ADDHN	//0x0E204000,/* ADDHN ARM64Op_addhnwrites to low half of the dest. registe
803	<i>II</i>	ADDHN2	//0x4E204000,/* ADDHN2 ARM64Op_addhn2writes to high half of the dest. regi
804	<i>II</i>	SABAL	//0x0E205000,/* SABAL ARM64Op_sabalwrites to low half of the dest. register
805	<i>II</i>	SABAL2	//0x4E205000,/* SABAL2 ARM64Op_sabal2writes to high half of the dest. regist
806	<i>II</i>	SUBHN	//0x0E206000,/* SUBHN ARM64Op_subhnwrites to low half of the dest. registe
807	<i>II</i>	SUBHN2	//0x4E206000,/* SUBHN2 ARM64Op_subhn2writes to high half of the dest. regi
808	<i>II</i>	SABDL	//0x0E207000,/* SABDL ARM64Op_sabdlwrites to low half of the dest. register
809	<i>II</i>	SABDL2	//0x4E207000,/* SABDL2 ARM64Op_sabdl2writes to high half of the dest. regis
810	<i>II</i>	SMLAL	//0x0E208000,/* SMLAL ARM64Op_smlal_vectorwrites to low half of the dest. r
811	<i>II</i>	SMLAL2	//0x4E208000,/* SMLAL2 ARM64Op_smlal2_vectorwrites to high half of the des
812	<i>II</i>	SQDMLAL	//0x0E209000,/* SQDMLAL ARM64Op_sqdmlal_vector_Vectorwrites to low half
813	<i>II</i>	SQDMLAL2	//0x4E209000,/* SQDMLAL2 ARM64Op_sqdmlal2_vector_Vectorwrites to high h
814	<i>II</i>	SMLSL	//0x0E20A000,/* SMLSL ARM64Op_smlsl_vectorwrites to low half of the dest. r
815	<i>II</i>	SMLSL2	//0x4E20A000,/* SMLSL2 ARM64Op_smlsl2_vectorwrites to high half of the des
816	<i>II</i>	SQDMLSL	//0x0E20B000,/* SQDMLSL ARM64Op_sqdmlsl_vector_Vectorwrites to low half
817	<i>II</i>	SQDMLSL2	//0x4E20B000,/* SQDMLSL2 ARM64Op_sqdmlsl2_vector_Vectorwrites to high h
818	<i>II</i>	SMULL	//0x0E20C000,/* SMULL ARM64Op_smull_vectorwrites to low half of the dest.
819	<i>II</i>	SMULL2	//0x4E20C000,/* SMULL2 ARM64Op_smull2_vectorwrites to high half of the de:
820	<i>II</i>	SQDMULL	//0x0E20D000,/* SQDMULL ARM64Op_sqdmull_vector_Vectorwrites to low half
821	<i>II</i>	SQDMULL2	//0x4E20D000,/* SQDMULL2 ARM64Op_sqdmull2_vector_Vectorwrites to high h
822	<i>II</i>	PMULL	//0x0E20E000,/* PMULL ARM64Op_pmullwrites to low half of the dest. register
823	<i>II</i>	PMULL2	//0x4E20E000,/* PMULL2 ARM64Op_pmull2writes to high half of the dest. regis
824	<i>II</i>	UADDL	//0x2E200000,/* UADDL ARM64Op_uaddlwrites to low half of the dest. register

1	in_use	Opcode	//BINARY Opcode Opcodecomments
825	<i>II</i>	UADDL2	//0x6E200000,/* UADDL2 ARM64Op_uaddl2writes to high half of the dest. regis
826	<i>II</i>	UADDW	//0x2E201000,/* UADDW ARM64Op_uaddwwrites to low half of the dest. regist
827	<i>II</i>	UADDW2	//0x6E201000,/* UADDW2 ARM64Op_uaddw2writes to high half of the dest. reç
828	<i>II</i>	USUBL	//0x2E202000,/* USUBL ARM64Op_usublwrites to low half of the dest. register
829	<i>II</i>	USUBL2	//0x6E202000,/* USUBL2 ARM64Op_usubl2writes to high half of the dest. regis
830	<i>II</i>	USUBW	//0x2E203000,/* USUBW ARM64Op_usubwwrites to low half of the dest. regist
831	<i>II</i>	USUBW2	//0x6E203000,/* USUBW2 ARM64Op_usubw2writes to high half of the dest. reg
832	<i>II</i>	RADDHN	//0x2E204000,/* RADDHN ARM64Op_raddhnwrites to low half of the dest. regis
833	<i>II</i>	RADDHN2	//0x6E204000,/* RADDHN2 ARM64Op_raddhn2writes to high half of the dest. re
834	<i>II</i>	UABAL	//0x2E205000,/* UABAL ARM64Op_uabalwrites to low half of the dest. register
835	<i>II</i>	UABAL2	//0x6E205000,/* UABAL2 ARM64Op_uabal2writes to high half of the dest. regis
836	<i>II</i>	RSUBHN	//0x2E206000,/* RSUBHN ARM64Op_rsubhnwrites to low half of the dest. regis
837	<i>II</i>	RSUBHN2	//0x6E206000,/* RSUBHN2 ARM64Op_rsubhn2writes to high half of the dest. re
838	<i>II</i>	UABDL	//0x2E207000,/* UABDL ARM64Op_uabdlwrites to low half of the dest. register
839	<i>II</i>	UABDL2	//0x6E207000,/* UABDL2 ARM64Op_uabdl2writes to high half of the dest. regis
840	<i>II</i>	UMLAL	//0x2E208000,/* UMLAL ARM64Op_umlal_vectorwrites to low half of the dest.
841	<i>II</i>	UMLAL2	//0x6E208000,/* UMLAL2 ARM64Op_umlal2_vectorwrites to high half of the det
842	<i>II</i>	UMLSL	//0x2E20A000,/* UMLSL ARM64Op_umlsl_vectorwrites to low half of the dest.
843	<i>II</i>	UMLSL2	//0x6E20A000,/* UMLSL2 ARM64Op_umlsl2_vectorwrites to high half of the det
844	<i>II</i>	UMULL	//0x2E20C000,/* UMULL ARM64Op_umull_vectorwrites to low half of the dest.
845	<i>II</i>	UMULL2	//0x6E20C000,/* UMULL2 ARM64Op_umull2_vectorwrites to high half of the de
846	<i>II</i>	AdvSIMD two-reg misc	/* AdvSIMD two-reg misc */
847	<i>II</i>	REV64	//0x0E200800,/* REV64 ARM64Op_rev64 */
848	<i>II</i>	REV16	//0x0E201800,/* REV16 ARM64Op_rev16_vector */
849	<i>II</i>	SADDLP	//0x0E202800,/* SADDLP ARM64Op_saddlp */
850	<i>II</i>	SUQADD	//0x0E203800,/* SUQADD ARM64Op_suqadd_Vector */
851	<i>II</i>	CLS	//0x0E204800,/* CLS ARM64Op_cls_vector */
852	<i>II</i>	CNT	//0x0E205800,/* CNT ARM64Op_cnt */
853	<i>II</i>	SADALP	//0x0E206800,/* SADALP ARM64Op_sadalp */
854	<i>II</i>	SQABS	//0x0E207800,/* SQABS ARM64Op_sqabs_Vector */
855	<i>II</i>	CMGT	//0x0E208800,/* CMGT ARM64Op_cmgt_zero_Vector */
856	<i>II</i>	CMEQ	//0x0E209800,/* CMEQ ARM64Op_cmeq_zero_Vector */
857	<i>II</i>	CMLT	//0x0E20A800,/* CMLT ARM64Op_cmlt_zero_Vector */
858	<i>II</i>	ABS	//0x0E20B800,/* ABS

1	in_use	Opcode	//BINARY Opcode Opcodecomments
859	<i>II</i>	XTN	//0x0E212800,/* XTN
860	<i>II</i>	XTN2	//0x0E212800,/* XTN2
861	<i>II</i>	SQXTN	//0x0E214800,/* SQXTN ARM64Op_sqxtn_Vector */
862	<i>II</i>	SQXTN2	//0x0E214800,/* SQXTN2
863	<i>II</i>	FCVTN	//0x0E216800,/* FCVTN ARM64Op_fcvtn */
864	<i>II</i>	FCVTN2	//0x0E216800,/* FCVTN2 ARM64Op_fcvtn2 */
865	<i>II</i>	FCVTL	//0x0E217800,/* FCVTL ARM64Op_fcvtl */
866	<i>II</i>	FCVTL2	//0x0E217800,/* FCVTL2 ARM64Op_fcvtl2 */
867	<i>II</i>	FRINTN	//0x0E218800,/* FRINTN ARM64Op_frintn_vector */
868	<i>II</i>	FRINTM	//0x0E219800,/* FRINTM ARM64Op_frintm_vector */
869	<i>II</i>	FCVTNS	//0x0E21A800,/* FCVTNS ARM64Op_fcvtns_vector_Vector */
870	<i>II</i>	FCVTMS	//0x0E21B800,/* FCVTMS ARM64Op_fcvtms_vector_Vector */
871	<i>II</i>	FCVTAS	//0x0E21C800,/* FCVTAS ARM64Op_fcvtas_vector_Vector */
872	<i>II</i>	SCVTF	//0x0E21D800,/* SCVTF ARM64Op_scvtf_vector_integer_Vector */
873	<i>II</i>	FCMGT	//0x0EA0C800,/* FCMGT ARM64Op_fcmgt_zero_Vector */
874	<i>II</i>	FCMEQ	//0x0EA0D800,/* FCMEQ ARM64Op_fcmeq_zero_Vector */
875	<i>II</i>	FCMLT	//0x0EA0E800,/* FCMLT ARM64Op_fcmlt_zero_Vector */
876	<i>II</i>	FABS	//0x0EA0F800,/* FABS ARM64Op_fabs_vector */
877	<i>II</i>	FRINTP	//0x0EA18800,/* FRINTP ARM64Op_frintp_vector */
878	<i>II</i>	FRINTZ	//0x0EA19800,/* FRINTZ ARM64Op_frintz_vector */
879	<i>II</i>	FCVTPS	//0x0EA1A800,/* FCVTPS ARM64Op_fcvtps_vector_Vector */
880	<i>II</i>	FCVTZS	//0x0EA1B800,/* FCVTZS ARM64Op_fcvtzs_vector_integer_Vector */
881	<i>II</i>	URECPE	//0x0EA1C800,/* URECPE ARM64Op_urecpe */
882	<i>II</i>	FRECPE	//0x0EA1D800,/* FRECPE ARM64Op_frecpe_Vector */
883	<i>II</i>	REV32	//0x2E200800,/* REV32 ARM64Op_rev32_vector */
884	<i>II</i>	UADDLP	//0x2E202800,/* UADDLP
885	<i>II</i>	USQADD	//0x2E203800,/* USQADD ARM64Op_usqadd_Vector */
886	<i>II</i>	CLZ	//0x2E204800,/* CLZ ARM64Op_clz_vector */
887	<i>II</i>	UADALP	//0x2E206800,/* UADALP
888	<i>II</i>	SQNEG	//0x2E207800,/* SQNEG ARM64Op_sqneg_Vector */
889	<i>II</i>	CMGE	//0x2E208800,/* CMGE ARM64Op_cmge_zero_Vector */
890	<i>II</i>	CMLE	//0x2E209800,/* CMLE ARM64Op_cmle_zero_Vector */
891	<i>II</i>	NEG	//0x2E20B800,/* NEG ARM64Op_neg_vector_Vector */
892	<i>II</i>	SQXTUN	//0x2E212800,/* SQXTUN ARM64Op_sqxtun_Vector */

1	in_use	Opcode	//BINARY Opcode Opcodecomments
893	<i>II</i>	SQXTUN2	//0x2E212800,/* SQXTUN2 ARM64Op_sqxtun2_Vector */
894	<i>II</i>	SHLL	//0x2E213800,/* SHLL ARM64Op_shll */
895	<i>II</i>	SHLL2	//0x2E213800,/* SHLL2 ARM64Op_shll2 */
896	<i>II</i>	UQXTN	//0x2E214800,/* UQXTN ARM64Op_uqxtn_Vector */
897	<i>II</i>	UQXTN2	//0x2E214800,/* UQXTN2
898	<i>II</i>	FCVTXN	//0x2E216800,/* FCVTXN ARM64Op_fcvtxn_Vector */
899	<i>II</i>	FCVTXN2	//0x2E216800,/* FCVTXN2 ARM64Op_fcvtxn2_Vector */
900	<i>II</i>	FRINTA	//0x2E218800,/* FRINTA ARM64Op_frinta_vector */
901	<i>II</i>	FRINTX	//0x2E219800,/* FRINTX ARM64Op_frintx_vector */
902	<i>II</i>	FCVTNU	//0x2E21A800,/* FCVTNU ARM64Op_fcvtnu_vector_Vector */
903	<i>II</i>	FCVTMU	//0x2E21B800,/* FCVTMU ARM64Op_fcvtmu_vector_Vector */
904	<i>II</i>	FCVTAU	//0x2E21C800,/* FCVTAU ARM64Op_fcvtau_vector_Vector */
905	<i>II</i>	UCVTF	//0x2E21D800,/* UCVTF ARM64Op_ucvtf_vector_integer_Vector */
906	<i>II</i>	NOT	//0x2E205800,/* NOT ARM64Op_not */
907	<i>II</i>	RBIT	//0x2E605800,/* RBIT ARM64Op_rbit_vector */
908	<i>II</i>	FCMGE	//0x2EA0C800,/* FCMGE ARM64Op_fcmge_zero_Vector */
909	<i>II</i>	FCMLE	//0x2EA0D800,/* FCMLE ARM64Op_fcmle_zero_Vector */
910	<i>II</i>	FNEG	//0x2EA0F800,/* FNEG ARM64Op_fneg_vector */
911	<i>II</i>	FRINTI	//0x2EA19800,/* FRINTI ARM64Op_frinti_vector */
912	<i>II</i>	FCVTPU	//0x2EA1A800,/* FCVTPU ARM64Op_fcvtpu_vector_Vector */
913	<i>II</i>	FCVTZU	//0x2EA1B800,/* FCVTZU ARM64Op_fcvtzu_vector_integer_Vector */
914	<i>II</i>	URSQRTE	//0x2EA1C800,/* URSQRTE ARM64Op_ursqrte */
915	<i>II</i>	FRSQRTE	//0x2EA1D800,/* FRSQRTE ARM64Op_frsqrte_Vector */
916	<i>II</i>	FSQRT	//0x2EA1F800,/* FSQRT ARM64Op_fsqrt_vector */
917	<i>II</i>	AdvSIMD across lanes	/* AdvSIMD across lanes */
918	<i>II</i>	SADDLV	//0x0E303800,/* SADDLV ARM64Op_saddlv */
919	<i>II</i>	SMAXV	//0x0E30A800,/* SMAXV ARM64Op_smaxv */
920	<i>II</i>	SMINV	//0x0E31A800,/* SMINV ARM64Op_sminv */
921	<i>II</i>	ADDV	//0x0E31B800,/* ADDV ARM64Op_addv */
922	<i>II</i>	UADDLV	//0x2E303800,/* UADDLV ARM64Op_uaddlv */
923	<i>II</i>	UMAXV	//0x2E30A800,/* UMAXV
924	<i>II</i>	UMINV	//0x2E31A800,/* UMINV ARM64Op_uminv */
925	<i>II</i>	FMAXNMV	//0x2E30C800,/* FMAXNMV ARM64Op_fmaxnmv */
926	<i>II</i>	FMAXV	//0x2E30F800,/* FMAXV ARM64Op_fmaxv */

```
in use
                   Opcode
                                       //BINARY Opcode
                                                               Opcodecomments
1
      II
927
                    FMINNMV
                                        //0x2EB0C800,/* FMINNMV ARM64Op fminnmv */
      II
                    FMINV
                                       //0x2EB0F800./* FMINV
                                                               ARM64Op fminv */
928
      II
929
                AdvSIMD copy
                                       /* AdvSIMD copy */
      II
930
                    DUP
                                        //0x0E000400,/* DUP
                                                              ARM64Op dup element Vector */
      II
                                                              ARM64Op_dup_general */
                    DUP
931
                                        //0x0E000C00,/* DUP
      II
932
                   SMOV
                                       //0x0E002C00./* SMOV
                                                               ARM64Op smov 32 bit */
      II
                   UMOV
933
                                       //0x0E003C00./* UMOV
                                                               ARM64Op umov 32 bit */
      II
934
                   INS
                                        //0x4E001C00,/* INS
                                                             ARM64Op ins general */
      II
935
                   SMOV
                                        //0x4E002C00,/* SMOV
                                                               ARM64Op smov 64 bit */
      II
                   UMOV
936
                                       //0x4E003C00,/* UMOV
                                                               ARM64Op umov 64 bit */
      II
                   INS
937
                                       //0x6E000400,/* INS
                                                             ARM64Op ins element */
      II
                AdvSIMD vector x indexe(/* AdvSIMD vector x indexed element */
938
      II
                   SMLAL
                                        //0x0F002000,/* SMLAL
                                                             ARM64Op smlal by element */
939
      //
                                       //0x0F002000,/* SMLAL2 ARM64Op_smlal2_by_element */
                    SMLAL2
940
      II
                    SQDMLAL
                                       //0x0F003000,/* SQDMLAL ARM64Op_sqdmlal_by_element_Vector */
941
      II
                    SQDMLAL2
                                       //0x0F003000,/* SQDMLAL2 ARM64Op_sqdmlal2_by_element_Vector */
942
      II
                    SMLSL
                                        //0x0F006000,/* SMLSL ARM64Op_smlsl_by_element */
943
      //
944
                    SMLSL2
                                        //0x0F006000,/* SMLSL2 ARM64Op smlsl2 by element */
      II
                    SQDMLSL
                                       //0x0F007000,/* SQDMLSL ARM64Op_sqdmlsl_by_element_Vector */
945
      //
                    SQDMLSL2
                                       //0x0F007000,/* SQDMLSL2 ARM64Op_sqdmlsl2_by_element_Vector */
946
      //
                                                             ARM64Op_mul_by_element */
947
                   MUL
                                        //0x0F008000,/* MUL
      II
                    SMULL
                                       //0x0F00A000,/* SMULL ARM64Op smull by element */
948
      II
                                       //0x0F00A000,/* SMULL2 ARM64Op smull2 by element */
949
                    SMULL2
      II
950
                    SQDMULL
                                        //0x0F00B000,/* SQDMULL ARM64Op sqdmull by element Vector */
      II
                    SQDMULL2
951
                                        //0x0F00B000,/* SQDMULL2 ARM64Op sqdmull2 by element Vector */
      II
                                       //0x0F00C000,/* SQDMULH ARM64Op sqdmulh by element Vector */
                    SQDMULH
952
      II
                    SQRDMULH
953
                                        //0x0F00D000,/* SQRDMULH ARM64Op sqrdmulh by element Vector */
      II
954
                    FMLA
                                        //0x0F801000,/* FMLA
                                                              ARM64Op fmla by element Vector */
      //
                    FMLS
955
                                        //0x0F805000,/* FMLS
                                                              ARM64Op fmls by element Vector */
      //
                    FMUL
                                       //0x0F809000,/* FMUL
                                                              ARM64Op fmul by element Vector */
956
      II
                   MLA
                                       //0x2F000000,/* MLA
                                                             ARM64Op mla by element */
957
      II
                   UMLAL
                                        //0x2F002000,/* UMLAL
                                                               ARM64Op_umlal_by_element */
958
      //
                                       //0x2F002000,/* UMLAL2 ARM64Op_umlal2_by_element */
                   UMLAL2
959
      //
                   MLS
                                                             ARM64Op_mls_by_element */
960
                                        //0x2F004000,/* MLS
```

```
Opcode
                                        //BINARY Opcode
                                                                Opcodecomments
      in use
1
      II
                    UMLSL
                                        //0x2F006000,/* UMLSL
                                                               ARM64Op umlsl by element */
961
      //
                    UMLSL2
                                        //0x2F006000,/* UMLSL2
                                                               ARM64Op umlsl2 by element */
962
      II
                   UMULL
963
                                        //0x2F00A000,/* UMULL
                                                               ARM64Op_umull_by_element */
      II
964
                    UMULL2
                                        //0x2F00A000,/* UMULL2 ARM64Op umull2 by element */
      II
                    FMULX
965
                                        //0x2F809000,/* FMULX
                                                               ARM64Op fmulx by element Vector */
      II
                AdvSIMD modified immec /* AdvSIMD modified immediate */
966
      //
967
                    MOVI
                                        //0x0F000400,/* MOVI
                                                              ARM64Op movi 32 bit shifted immediate */
      II
                                                              ARM64Op orr vector immediate 32 bit */
968
                    ORR
                                        //0x0F001400,/* ORR
      II
969
                    MOVI
                                        //0x0F008400,/* MOVI
                                                              ARM64Op movi 16 bit shifted immediate */
      II
                    ORR
970
                                        //0x0F009400,/* ORR
                                                              ARM64Op orr vector immediate 16 bit */
      II
                    MOVI
971
                                        //0x0F00C400,/* MOVI
                                                               ARM64Op movi 32 bit shifting ones */
      II
                    MOVI
972
                                        //0x0F00E400,/* MOVI
                                                               ARM64Op movi 8 bit */
      II
                    FMOV
                                                               ARM64Op fmov vector immediate Single precision
973
                                        //0x0F00F400,/* FMOV
      //
                    MVNI
                                                              ARM64Op mvni 32 bit shifted immediate */
974
                                        //0x2F000400,/* MVNI
      II
                    BIC
975
                                        //0x2F001400,/* BIC
                                                             ARM64Op_bic_vector_immediate_32_bit */
      //
                    MVNI
976
                                        //0x2F008400,/* MVNI
                                                              ARM64Op_mvni_16_bit_shifted_immediate */
      //
                    BIC
977
                                        //0x2F009400,/* BIC
                                                             ARM64Op_bic_vector_immediate_16_bit */
      //
978
                    MVNI
                                        //0x2F00C400,/* MVNI
                                                              ARM64Op_mvni_32_bit_shifting_ones */
      II
                    MOVI
979
                                        //0x2F00E400,/* MOVI
                                                               ARM64Op_movi_64_bit_scalar */
      //
                    MOVI
980
                                        //0x6F00E400,/* MOVI
                                                               ARM64Op_movi_64_bit_vector */
      //
                                                               ARM64Op_fmov_vector_immediate_Double precision
                    FMOV
                                        //0x6F00F400,/* FMOV
981
      II
982
                AdvSIMD shift by immediate */
      II
983
                    SSHR
                                        //0x0F000400,/* SSHR
                                                               ARM64Op sshr Vector */
      II
                    SSRA
984
                                        //0x0F001400,/* SSRA
                                                               ARM64Op ssra Vector */
      II
                    SRSHR
                                        //0x0F002400,/* SRSHR
                                                               ARM64Op srshr Vector */
985
      //
                    SRSRA
986
                                        //0x0F003400,/* SRSRA
                                                               ARM64Op srsra Vector */
      II
                    SHL
987
                                        //0x0F005400,/* SHL
                                                              ARM64Op shl Vector */
      II
988
                    SQSHL
                                        //0x0F007400,/* SQSHL
                                                               ARM64Op sqshl immediate Vector */
      //
                    SHRN
989
                                        //0x0F008400,/* SHRN
                                                               ARM64Op shrn */
      //
                    SHRN2
                                        //0x0F008400,/* SHRN2
                                                               ARM64Op shrn2 */
990
      II
                    RSHRN
                                        //0x0F008C00,/* RSHRN
                                                                ARM64Op rshrn */
991
      II
                    RSHRN2
                                        //0x0F008C00,/* RSHRN2
                                                                ARM64Op_rshrn2 */
992
      //
                    SQSHRN
                                        //0x0F009400,/* SQSHRN
                                                                ARM64Op_sqshrn_Vector */
993
      //
                    SQSHRN2
                                        //0x0F009400,/* SQSHRN2 ARM64Op_sqshrn2_Vector */
994
```

1	in_use	Opcode	//BINARY Opcode Opcodecomments
995	//	SQRSHRN	//0x0F009C00,/* SQRSHRN ARM64Op_sqrshrn_Vector */
996	<i>II</i>	SQRSHRN2	//0x0F009C00,/* SQRSHRN2 ARM64Op_sqrshrn2_Vector */
997	<i>II</i>	SSHLL	//0x0F00A400,/* SSHLL ARM64Op_sshll */
998	<i>II</i>	SSHLL2	//0x0F00A400,/* SSHLL2 ARM64Op_sshll2 */
999	<i>II</i>	SCVTF	//0x0F00E400,/* SCVTF ARM64Op_scvtf_vector_fixed_point_Vector */
1000	<i>II</i>	FCVTZS	//0x0F00FC00,/* FCVTZS ARM64Op_fcvtzs_vector_fixed_point_Vector */
1001	<i>II</i>	USHR	//0x2F000400,/* USHR ARM64Op_ushr_Vector */
1002	<i>II</i>	USRA	//0x2F001400,/* USRA ARM64Op_usra_Vector */
1003	<i>II</i>	URSHR	//0x2F002400,/* URSHR
1004	<i>II</i>	URSRA	//0x2F003400,/* URSRA ARM64Op_ursra_Vector */
1005	<i>II</i>	SRI	//0x2F004400,/* SRI ARM64Op_sri_Vector */
1006	<i>II</i>	SLI	//0x2F005400,/* SLI ARM64Op_sli_Vector */
1007	<i>II</i>	SQSHLU	//0x2F006400,/* SQSHLU ARM64Op_sqshlu_Vector */
1008	<i>II</i>	UQSHL	//0x2F007400,/* UQSHL ARM64Op_uqshl_immediate_Vector */
1009	<i>II</i>	SQSHRUN	//0x2F008400,/* SQSHRUN ARM64Op_sqshrun_Vector */
1010	<i>II</i>	SQSHRUN2	//0x2F008400,/* SQSHRUN2 ARM64Op_sqshrun2_Vector */
1011	<i>II</i>	SQRSHRUN	//0x2F008C00,/* SQRSHRUN ARM64Op_sqrshrun_Vector */
1012	<i>II</i>	SQRSHRUN2	//0x2F008C00,/* SQRSHRUN2 ARM64Op_sqrshrun2_Vector */
1013	<i>II</i>	UQSHRN	//0x2F009400,/* UQSHRN ARM64Op_uqshrn_Vector */
1014	<i>II</i>	UQRSHRN	//0x2F009C00,/* UQRSHRN ARM64Op_uqrshrn_Vector */
1015	<i> </i>	UQRSHRN2	//0x2F009C00,/* UQRSHRN2 ARM64Op_uqrshrn2_Vector */
1016	<i>II</i>	USHLL	//0x2F00A400,/* USHLL ARM64Op_ushll */
1017	<i>II</i>	USHLL2	//0x2F00A400,/* USHLL2
1018	<i>II</i>	UCVTF	//0x2F00E400,/* UCVTF ARM64Op_ucvtf_vector_fixed_point_Vector */
1019	<i>II</i>	FCVTZU	//0x2F00FC00,/* FCVTZU ARM64Op_fcvtzu_vector_fixed_point_Vector */
1020	<i>II</i>	AdvSIMD TBL/TBX	/* AdvSIMD TBL/TBX */
1021	<i>II</i>	TBL	//0x0E000000,/* TBL ARM64Op_tbl_Single_register_table */
1022	<i>II</i>	TBX	//0x0E001000,/* TBX ARM64Op_tbx_Single_register_table */
1023	<i>II</i>	TBL	//0x0E002000,/* TBL ARM64Op_tbl_Two_register_table */
1024	<i>II</i>	TBX	//0x0E003000,/* TBX ARM64Op_tbx_Two_register_table */
1025	<i>II</i>	TBL	//0x0E004000,/* TBL ARM64Op_tbl_Three_register_table */
1026	<i>II</i>	TBX	//0x0E005000,/* TBX ARM64Op_tbx_Three_register_table */
1027	<i>II</i>	TBL	//0x0E006000,/* TBL ARM64Op_tbl_Four_register_table */
1028	<i>II</i>	TBX	//0x0E007000,/* TBX ARM64Op_tbx_Four_register_table */

1	in_use	Opcode	//BINARY Opcod	e Opcodecomments
1029	<i>II</i>	AdvSIMD ZIP/UZP/TRN	/* AdvSIMD ZIP/UZP/TF	RN */
1030	<i>II</i>	UZP1	//0x0E001800,/* UZP1	ARM64Op_uzp1 */
1031	<i>II</i>	TRN1	//0x0E002800,/* TRN1	ARM64Op_trn1 */
1032	<i>II</i>	ZIP1	//0x0E003800,/* ZIP1	ARM64Op_zip1 */
1033	<i>II</i>	UZP2	//0x0E005800,/* UZP2	ARM64Op_uzp2 */
1034	<i>II</i>	TRN2	//0x0E006800,/* TRN2	ARM64Op_trn2 */
1035	<i>II</i>	ZIP2	//0x0E007800,/* ZIP2	ARM64Op_zip2 */
1036	<i>II</i>	AdvSIMD EXT	/* AdvSIMD EXT */	
1037	<i>II</i>	EXT	//0x2E000000,/* EXT	ARM64Op_ext */
1038	// L	oads and stores	/* Loads and stores */	
1039	<i>II</i>	AdvSIMD load/store mul	ti /* AdvSIMD load/store r	nultiple structures */
1040	<i>II</i>	ST4	//0x0C000000,/* ST4	ARM64Op_st4_multiple_structures_No_offset */
1041	<i>II</i>	ST1	//0x0C002000,/* ST1	ARM64Op_st1_multiple_structures_Four_registers */
1042	<i>II</i>	ST3	//0x0C004000,/* ST3	ARM64Op_st3_multiple_structures_No_offset */
1043	<i>II</i>	ST1	//0x0C006000,/* ST1	ARM64Op_st1_multiple_structures_Three_registers */
1044	<i>II</i>	ST1	//0x0C007000,/* ST1	ARM64Op_st1_multiple_structures_One_register */
1045	<i>II</i>	ST2	//0x0C008000,/* ST2	ARM64Op_st2_multiple_structures_No_offset */
1046	<i>II</i>	ST1	//0x0C00A000,/* ST1	ARM64Op_st1_multiple_structures_Two_registers */
1047	<i>II</i>	LD4	//0x0C400000,/* LD4	ARM64Op_ld4_multiple_structures_No_offset */
1048	<i>II</i>	LD1	//0x0C402000,/* LD1	ARM64Op_ld1_multiple_structures_Four_registers */
1049	<i>II</i>	LD3	//0x0C404000,/* LD3	ARM64Op_ld3_multiple_structures_No_offset */
1050	<i>II</i>	LD1	//0x0C406000,/* LD1	ARM64Op_ld1_multiple_structures_Three_registers */
1051	<i>II</i>	LD1	//0x0C407000,/* LD1	ARM64Op_ld1_multiple_structures_One_register */
1052	<i>II</i>	LD2	//0x0C408000,/* LD2	ARM64Op_ld2_multiple_structures_No_offset */
1053	<i>II</i>	LD1	//0x0C40A000,/* LD1	ARM64Op_ld1_multiple_structures_Two_registers */
1054	<i>II</i>	AdvSIMD load/store mul-	ti /* AdvSIMD load/store r	nultiple structures (post-indexed) */
1055	<i>II</i>	ST4	//0x0C800000,/* ST4	ARM64Op_st4_multiple_structures_Register_offsetRm!
1056	<i>II</i>	ST1	//0x0C802000,/* ST1	ARM64Op_st1_multiple_structures_Four_registers
1057	<i>II</i>	ST3	//0x0C804000,/* ST3	ARM64Op_st3_multiple_structures_Register_offsetRm!
1058	<i>II</i>	ST1	//0x0C806000,/* ST1	ARM64Op_st1_multiple_structures_Three_registers_reç
1059	<i>II</i>	ST1	//0x0C807000,/* ST1	ARM64Op_st1_multiple_structures_One_register_regist
1060	<i>II</i>	ST2	//0x0C808000,/* ST2	ARM64Op_st2_multiple_structures_Register_offsetRm!
1061	<i>II</i>	ST1	//0x0C80A000,/* ST1	ARM64Op_st1_multiple_structures_Two_registers_
1062	<i>II</i>	ST4	//0x0C9F0000,/* ST4	ARM64Op_st4_multiple_structures_Immediate_offset */

1	in_use	Opcode	//BINARY	Opcode	Opcodecomments
1063	<i>II</i>	ST1	//0x0C9F2000,/	/* ST1	ARM64Op_st1_multiple_structures_Four_registers_imm
1064	<i>II</i>	ST3	//0x0C9F4000,/	* ST3	ARM64Op_st3_multiple_structures_Immediate_offset */
1065	<i>II</i>	ST1	//0x0C9F6000,/	'* ST1	ARM64Op_st1_multiple_structures_Three_registers_im
1066	<i>II</i>	ST1	//0x0C9F7000,/	'* ST1	ARM64Op_st1_multiple_structures_One_register_imme
1067	<i>II</i>	ST2	//0x0C9F8000,/	* ST2	ARM64Op_st2_multiple_structures_Immediate_offset */
1068	<i>II</i>	ST1	//0x0C9FA000,	/* ST1	ARM64Op_st1_multiple_structures_Two_registers_imm
1069	<i>II</i>	LD4	//0x0CC00000,	/* LD4	ARM64Op_ld4_multiple_structures_Register_offsetRm
1070	<i>II</i>	LD1	//0x0CC02000,	/* LD1	ARM64Op_ld1_multiple_structures_Four_registers_regi
1071	<i>II</i>	LD3	//0x0CC04000,	/* LD3	ARM64Op_ld3_multiple_structures_Register_offsetRm
1072	<i>II</i>	LD1	//0x0CC06000,	/* LD1	ARM64Op_ld1_multiple_structures_Three_registers_re
1073	<i>II</i>	LD1	//0x0CC07000,	/* LD1	ARM64Op_ld1_multiple_structures_One_register_regis
1074	<i>II</i>	LD2	//0x0CC08000,	/* LD2	ARM64Op_ld2_multiple_structures_Register_offsetRm
1075	<i>II</i>	LD1	//0x0CC0A000,	/* LD1	ARM64Op_ld1_multiple_structures_Two_registers_regi
1076	<i>II</i>	LD4	//0x0CDF0000,	/* LD4	ARM64Op_ld4_multiple_structures_Immediate_offset */
1077	<i>II</i>	LD1	//0x0CDF2000,	/* LD1	ARM64Op_ld1_multiple_structures_Four_registers_imn
1078	<i>II</i>	LD3	//0x0CDF4000,	/* LD3	ARM64Op_ld3_multiple_structures_Immediate_offset */
1079	<i>II</i>	LD1	//0x0CDF6000,	/* LD1	ARM64Op_ld1_multiple_structures_Three_registers_im
1080	<i>II</i>	LD1	//0x0CDF7000,	/* LD1	ARM64Op_ld1_multiple_structures_One_register_imme
1081	<i>II</i>	LD2	//0x0CDF8000,	/* LD2	ARM64Op_ld2_multiple_structures_Immediate_offset */
1082	<i>II</i>	LD1	//0x0CDFA000,	/* LD1	ARM64Op_ld1_multiple_structures_Two_registers_imn
1083	<i>II</i>	AdvSIMD load/sto	re singl /* AdvSIMD loa	d/store sin	gle structure */
1084	<i>II</i>	ST1	//0x0D000000,/	* ST1	ARM64Op_st1_single_structure_8_bit */
1085	<i>II</i>	ST3	//0x0D002000,/	* ST3	ARM64Op_st3_single_structure_8_bit */
1086	<i>II</i>	ST1	//0x0D004000,/	* ST1	ARM64Op_st1_single_structure_16_bit */
1087	<i>II</i>	ST3	//0x0D006000,/	* ST3	ARM64Op_st3_single_structure_16_bit */
1088	<i>II</i>	ST1	//0x0D008000,/		ARM64Op_st1_single_structure_32_bit */
1089	<i>II</i>	ST1	//0x0D008400,/	* ST1	ARM64Op_st1_single_structure_64_bit */
1090	<i>II</i>	ST3	//0x0D00A000,/	/* ST3	ARM64Op_st3_single_structure_32_bit */
1091	<i>II</i>	ST3	//0x0D00A400,/		ARM64Op_st3_single_structure_64_bit */
1092	<i>II</i>	ST2	//0x0D200000,/	* ST2	ARM64Op_st2_single_structure_8_bit */
1093	<i>II</i>	ST4	//0x0D202000,/		ARM64Op_st4_single_structure_8_bit */
1094	<i> </i>	ST2	//0x0D204000,/		ARM64Op_st2_single_structure_16_bit */
1095	<i> </i>	ST4	//0x0D206000,/		ARM64Op_st4_single_structure_16_bit */
1096	<i>II</i>	ST2	//0x0D208000,/	* ST2	ARM64Op_st2_single_structure_32_bit */

1	in_use	Opcode	//BINARY Opcod	e Opcodecomments
1097	<i>II</i>	ST2	//0x0D208400,/* ST2	ARM64Op_st2_single_structure_64_bit */
1098	<i>II</i>	ST4	//0x0D20A000,/* ST4	ARM64Op_st4_single_structure_32_bit */
1099	<i>II</i>	ST4	//0x0D20A400,/* ST4	ARM64Op_st4_single_structure_64_bit */
1100	<i>II</i>	LD1	//0x0D400000,/* LD1	ARM64Op_ld1_single_structure_8_bit */
1101	<i>II</i>	LD3	//0x0D402000,/* LD3	ARM64Op_ld3_single_structure_8_bit */
1102	<i>II</i>	LD1	//0x0D404000,/* LD1	ARM64Op_ld1_single_structure_16_bit */
1103	//	LD3	//0x0D406000,/* LD3	ARM64Op_ld3_single_structure_16_bit */
1104	<i>II</i>	LD1	//0x0D408000,/* LD1	ARM64Op_ld1_single_structure_32_bit */
1105	<i>II</i>	LD1	//0x0D408400,/* LD1	ARM64Op_ld1_single_structure_64_bit */
1106	<i>II</i>	LD3	//0x0D40A000,/* LD3	ARM64Op_ld3_single_structure_32_bit */
1107	<i>II</i>	LD3	//0x0D40A400,/* LD3	ARM64Op_ld3_single_structure_64_bit */
1108	<i>II</i>	LD1R	//0x0D40C000,/* LD1R	ARM64Op_ld1r_No_offset */
1109	<i>II</i>	LD3R	//0x0D40E000,/* LD3R	ARM64Op_ld3r_No_offset */
1110	<i>II</i>	LD2	//0x0D600000,/* LD2	ARM64Op_ld2_single_structure_8_bit */
1111	<i>II</i>	LD4	//0x0D602000,/* LD4	ARM64Op_ld4_single_structure_8_bit */
1112	//	LD2	//0x0D604000,/* LD2	ARM64Op_ld2_single_structure_16_bit */
1113	//	LD4	//0x0D606000,/* LD4	ARM64Op_ld4_single_structure_16_bit */
1114	//	LD2	//0x0D608000,/* LD2	ARM64Op_ld2_single_structure_32_bit */
1115	//	LD2	//0x0D608400,/* LD2	ARM64Op_ld2_single_structure_64_bit */
1116	<i>II</i>	LD4	//0x0D60A000,/* LD4	ARM64Op_ld4_single_structure_32_bit */
1117	<i>II</i>	LD4	//0x0D60A400,/* LD4	ARM64Op_ld4_single_structure_64_bit */
1118	<i>II</i>	LD2R	//0x0D60C000,/* LD2R	ARM64Op_ld2r_No_offset */
1119	<i>II</i>	LD4R	//0x0D60E000,/* LD4R	ARM64Op_ld4r_No_offset */
1120		AdvSIMD load/store sing	JI /* AdvSIMD load/store s	single structure (post-indexed) */
1121	<i>II</i>	ST1	//0x0D800000,/* ST1	ARM64Op_st1_single_structure_8_bit_register_offsetRr
1122	<i>II</i>	ST3	//0x0D802000,/* ST3	ARM64Op_st3_single_structure_8_bit_register_offsetRr
1123	<i>II</i>	ST1	//0x0D804000,/* ST1	ARM64Op_st1_single_structure_16_bit_register_offsetF
1124	<i>II</i>	ST3	//0x0D806000,/* ST3	ARM64Op_st3_single_structure_16_bit_register_offsetF
1125	<i>II</i>	ST1	//0x0D808000,/* ST1	ARM64Op_st1_single_structure_32_bit_register_offsetF
1126	<i>II</i>	ST1	//0x0D808400,/* ST1	ARM64Op_st1_single_structure_64_bit_register_offsetF
1127	<i>II</i>	ST3	//0x0D80A000,/* ST3	ARM64Op_st3_single_structure_32_bit_register_offsetF
1128	<i>II</i>	ST3	//0x0D80A400,/* ST3	ARM64Op_st3_single_structure_64_bit_register_offsetF
1129	<i>II</i>	ST1	//0x0D9F0000,/* ST1	ARM64Op_st1_single_structure_8_bit_immediate_offse
1130	<i>II</i>	ST3	//0x0D9F2000,/* ST3	ARM64Op_st3_single_structure_8_bit_immediate_offse

1	in_use	Opcode	//BINARY	Opcode	Opcodecomments
1131	<i>II</i>	ST1	//0x0D9F4000),/* ST1	ARM64Op_st1_single_structure_16_bit_immediate_offs
1132	<i>II</i>	ST3	//0x0D9F6000),/* ST3	ARM64Op_st3_single_structure_16_bit_immediate_offs
1133	<i>II</i>	ST1	//0x0D9F8000),/* ST1	ARM64Op_st1_single_structure_32_bit_immediate_offs
1134	<i>II</i>	ST1	//0x0D9F8400),/* ST1	ARM64Op_st1_single_structure_64_bit_immediate_offs
1135	<i>II</i>	ST3	//0x0D9FA000),/* ST3	ARM64Op_st3_single_structure_32_bit_immediate_offs
1136	<i>II</i>	ST3	//0x0D9FA400),/* ST3	ARM64Op_st3_single_structure_64_bit_immediate_offs
1137	<i>II</i>	ST2	//0x0DA00000),/* ST2	ARM64Op_st2_single_structure_8_bit_register_offsetRi
1138	<i>II</i>	ST4	//0x0DA02000),/* ST4	ARM64Op_st4_single_structure_8_bit_register_offsetRi
1139	<i>II</i>	ST2	//0x0DA04000),/* ST2	ARM64Op_st2_single_structure_16_bit_register_offsetF
1140	<i>II</i>	ST4	//0x0DA06000),/* ST4	ARM64Op_st4_single_structure_16_bit_register_offsetF
1141	<i>II</i>	ST2	//0x0DA08000),/* ST2	ARM64Op_st2_single_structure_32_bit_register_offsetF
1142	<i>II</i>	ST2	//0x0DA08400),/* ST2	ARM64Op_st2_single_structure_64_bit_register_offsetF
1143	<i>II</i>	ST4	//0x0DA0A000	0,/* ST4	ARM64Op_st4_single_structure_32_bit_register_offsetF
1144	<i>II</i>	ST4	//0x0DA0A400	0,/* ST4	ARM64Op_st4_single_structure_64_bit_register_offsetF
1145	<i>II</i>	ST2	//0x0DBF0000),/* ST2	ARM64Op_st2_single_structure_8_bit_immediate_offse
1146	<i>II</i>	ST4	//0x0DBF2000),/* ST4	ARM64Op_st4_single_structure_8_bit_immediate_offse
1147	<i>II</i>	ST2	//0x0DBF4000),/* ST2	ARM64Op_st2_single_structure_16_bit_immediate_offs
1148	<i>II</i>	ST4	//0x0DBF6000),/* ST4	ARM64Op_st4_single_structure_16_bit_immediate_offs
1149	<i>II</i>	ST2	//0x0DBF8000),/* ST2	ARM64Op_st2_single_structure_32_bit_immediate_offs
1150	<i>II</i>	ST2	//0x0DBF8400),/* ST2	ARM64Op_st2_single_structure_64_bit_immediate_offs
1151	<i>II</i>	ST4	//0x0DBFA00	0,/* ST4	ARM64Op_st4_single_structure_32_bit_immediate_offs
1152	<i>II</i>	ST4	//0x0DBFA40	0,/* ST4	ARM64Op_st4_single_structure_64_bit_immediate_offs
1153	<i>II</i>	LD1	//0x0DC00000),/* LD1	ARM64Op_ld1_single_structure_8_bit_register_offsetRi
1154	<i>II</i>	LD3	//0x0DC02000),/* LD3	ARM64Op_ld3_single_structure_8_bit_register_offsetRi
1155	<i>II</i>	LD1	//0x0DC04000),/* LD1	ARM64Op_ld1_single_structure_16_bit_register_offsetF
1156	<i>II</i>	LD3	//0x0DC06000),/* LD3	ARM64Op_ld3_single_structure_16_bit_register_offsetF
1157	<i>II</i>	LD1	//0x0DC08000),/* LD1	ARM64Op_ld1_single_structure_32_bit_register_offsetF
1158	<i>II</i>	LD1	//0x0DC08400),/* LD1	ARM64Op_ld1_single_structure_64_bit_register_offsetF
1159	<i>II</i>	LD3	//0x0DC0A00	0,/* LD3	ARM64Op_ld3_single_structure_32_bit_register_offsetl
1160	<i>II</i>	LD3	//0x0DC0A40	0,/* LD3	ARM64Op_ld3_single_structure_64_bit_register_offsetl
1161	<i>II</i>	LD1R	//0x0DC0C00	0,/* LD1R	ARM64Op_ld1r_Register_offsetRm != 11111 */
1162	<i>II</i>	LD3R	//0x0DC0E00	0,/* LD3R	ARM64Op_ld3r_Register_offsetRm != 11111 */
1163	<i>II</i>	LD1	//0x0DDF0000	0,/* LD1	ARM64Op_ld1_single_structure_8_bit_immediate_offse
1164	<i>II</i>	LD3	//0x0DDF2000	0,/* LD3	ARM64Op_ld3_single_structure_8_bit_immediate_offse

1	in_use	Opcode	//BINARY Opcode	e Opcodecomments
1165	<i>II</i>	LD1	//0x0DDF4000,/* LD1	ARM64Op_ld1_single_structure_16_bit_immediate_offs
1166	<i>II</i>	LD3	//0x0DDF6000,/* LD3	ARM64Op_ld3_single_structure_16_bit_immediate_offs
1167	<i>II</i>	LD1	//0x0DDF8000,/* LD1	ARM64Op_ld1_single_structure_32_bit_immediate_offs
1168	<i>II</i>	LD1	//0x0DDF8400,/* LD1	ARM64Op_ld1_single_structure_64_bit_immediate_offs
1169	<i>II</i>	LD3	//0x0DDFA000,/* LD3	ARM64Op_ld3_single_structure_32_bit_immediate_offs
1170	<i>II</i>	LD3	//0x0DDFA400,/* LD3	ARM64Op_ld3_single_structure_64_bit_immediate_offs
1171	<i>II</i>	LD1R	//0x0DDFC000,/* LD1R	ARM64Op_ld1r_Immediate_offset */
1172	<i>II</i>	LD3R	//0x0DDFE000,/* LD3R	ARM64Op_ld3r_Immediate_offset */
1173	<i>II</i>	LD2	//0x0DE00000,/* LD2	ARM64Op_ld2_single_structure_8_bit_register_offsetRi
1174	<i>II</i>	LD4	//0x0DE02000,/* LD4	ARM64Op_ld4_single_structure_8_bit_register_offsetRi
1175	<i>II</i>	LD2	//0x0DE04000,/* LD2	ARM64Op_ld2_single_structure_16_bit_register_offsetF
1176	<i>II</i>	LD4	//0x0DE06000,/* LD4	ARM64Op_ld4_single_structure_16_bit_register_offsetF
1177	<i>II</i>	LD2	//0x0DE08000,/* LD2	ARM64Op_ld2_single_structure_32_bit_register_offsetF
1178	<i>II</i>	LD2	//0x0DE08400,/* LD2	ARM64Op_ld2_single_structure_64_bit_register_offsetF
1179	<i>II</i>	LD4	//0x0DE0A000,/* LD4	ARM64Op_ld4_single_structure_32_bit_register_offsetf
1180	<i>II</i>	LD4	//0x0DE0A400,/* LD4	ARM64Op_ld4_single_structure_64_bit_register_offsetf
1181	<i>II</i>	LD2R	//0x0DE0C000,/* LD2R	ARM64Op_ld2r_Register_offsetRm != 11111 */
1182	<i>II</i>	LD4R	//0x0DE0E000,/* LD4R	ARM64Op_ld4r_Register_offsetRm != 11111 */
1183	<i>II</i>	LD2	//0x0DFF0000,/* LD2	ARM64Op_ld2_single_structure_8_bit_immediate_offse
1184	<i>II</i>	LD4	//0x0DFF2000,/* LD4	ARM64Op_ld4_single_structure_8_bit_immediate_offse
1185	<i>II</i>	LD2	//0x0DFF4000,/* LD2	ARM64Op_ld2_single_structure_16_bit_immediate_offs
1186	<i>II</i>	LD4	//0x0DFF6000,/* LD4	ARM64Op_ld4_single_structure_16_bit_immediate_offs
1187	<i>II</i>	LD2	//0x0DFF8000,/* LD2	ARM64Op_ld2_single_structure_32_bit_immediate_offs
1188	<i>II</i>	LD2	//0x0DFF8400,/* LD2	ARM64Op_ld2_single_structure_64_bit_immediate_offs
1189	<i>II</i>	LD4	//0x0DFFA000,/* LD4	ARM64Op_ld4_single_structure_32_bit_immediate_offs
1190	<i>II</i>	LD4	//0x0DFFA400,/* LD4	ARM64Op_ld4_single_structure_64_bit_immediate_offs
1191	<i>II</i>	LD2R	//0x0DFFC000,/* LD2R	ARM64Op_ld2r_Immediate_offset */
1192	<i>II</i>	LD4R	//0x0DFFE000,/* LD4R	ARM64Op_ld4r_Immediate_offset */