1		se Opcode	prepend appendage Spec	ific variant	comment	31	30	29	28	27	26	25	24	23
2	ι	JNALLOCATED							0	0				
3		BAD			invalid opera	0	0	0	0	0	0	0	0	0
4	E	Branch,exception generati							1	0	1			
5		Compare _ Branch (immediate				-	0	1	1	0	1	0	-	
6		CBZ	W	W		0	0	1	1	0	1	0	0	
7		CBNZ	W	W		0	0	1	1	0	1	0	1	
8		CBZ CBNZ	X	X X		1	0	1	1	0	1	0	0 1	
9		Test bit & branch (immediate	X	^		b5	0	1	1	0	4	1	I	
10 11		TBZ	,			b5	0	1	1	0	1	1	0	
12		TBNZ				b5	0	1	1	0	1	1	1	
13		Conditional branch (immedia	t			0	1	0	1	0	1	0	-	
14		B_cond				0	1	0	1	0	1	0	0	
15		Exception generation				1	1	0	1	0	1	0	0	-
16	//	SVC				1	1	0	1	0	1	0	0	0
17	//	HVC				1	1	0	1	0	1	0	0	0
18	//	SMC				1	1	0	1	0	1	0	0	0
19		BRK	arm64 arm64		AArch64 Spe	1	1	0	1	0	1	0	0	0
20	//	HLT			-	1	1	0	1	0	1	0	0	0
21	//	DCPS1				1	1	0	1	0	1	0	0	1
22	//	DCPS2				1	1	0	1	0	1	0	0	1
23	//	DCPS3				1	1	0	1	0	1	0	0	1
24	//	System				1	1	0	1	0	1	0	1	0
25	//	MSR	imm imm			1	1	0	1	0	1	0	1	0
26	//	HINT				1	1	0	1	0	1	0	1	0
27	//	CLREX				1	1	0	1	0	1	0	1	0
28	//	DSB				1	1	0	1	0	1	0	1	0
29	//	DMB				1	1	0	1	0	1	0	1	0
30	//	ISB				1	1	0	1	0	1	0	1	0
31	//	SYS				1	1	0	1	0	1	0	1	0
32	//	MSR				1	1	0	1	0	1	0	1	0
33	//	SYSL				1	1	0	1	0	1	0	1	0
34	//	MRS				1	1	0	1	0	1	0	1	0
35	,,	Unconditional branch (registe	9			1	1	0	1	0	1	1		ok
36		BR	-			1	1	0	1	0	1	1	0	0
37		BLR				1	1	0	1	0	1	1	0	0

1	in_use	Opcode	prepend appendage Specific	variant	comment	31	30	29	28	27	26	25	24	23
38	_	RET				1	1	0	1	0	1	1	0	0
39	//	ERET				1	1	0	1	0	1	1	0	1
40	//	DRPS				1	1	0	1	0	1	1	0	1
41	// Ur	nconditional branch (immed	1			_	0	0	1	0	1			
42		В				0	0	0	1	0	1			
43		BL				1	0	0	1	0	1			
44	Load	ds and stores								1		0		
45	Lo	pad/store exclusive				-	-	0	0	1	0	0	0	-
46		STXRB				0	0	0	0	1	0	0	0	0
47		STLXRB				0	0	0	0	1	0	0	0	0
48		LDXRB				0	0	0	0	1	0	0	0	0
49		LDAXRB				0	0	0	0	1	0	0	0	0
50		STLRB				0	0	0	0	1	0	0	0	1
51		LDARB				0	0	0	0	1	0	0	0	1
52		STXRH				0	1	0	0	1	0	0	0	0
53		STLXRH				0	1	0	0	1	0	0	0	0
54		LDXRH				0	1	0	0	1	0	0	0	0
55		LDAXRH				0	1	0	0	1	0	0	0	0
56		STLRH				0	1	0	0	1	0	0	0	1
57		LDARH				0	1	0	0	1	0	0	0	1
58		STXR	W	W		1	0	0	0	1	0	0	0	0
59		STLXR	W	W		1	0	0	0	1	0	0	0	0
60		STXP	W	W		1	0	0	0	1	0	0	0	0
61		STLXP	W	W		1	0	0	0	1	0	0	0	0
62		LDXR	W	W		1	0	0	0	1	0	0	0	0
63		LDAXR	W	W		1	0	0	0	1	0	0	0	0
64		LDXP	W	W		1	0	0	0	1	0	0	0	0
65		LDAXP	W	W		1	0	0	0	1	0	0	0	0
66		STLR	W	W		1	0	0	0	1	0	0	0	1
67		LDAR	W	W		1	0	0	0	1	0	0	0	1
68		STXR	x	X		1	1	0	0	1	0	0	0	0
69		STLXR	X	X		1	1	0	0	1	0	0	0	0
70		STXP	Х	X		1	1	0	0	1	0	0	0	0
71		STLXP	X	X		1	1	0	0	1	0	0	0	0
72		LDXR	X	X		1	1	0	0	1	0	0	0	0
73		LDAXR	X	X		1	1	0	0	1	0	0	0	0
74		LDXP	Х	Χ		1	1	0	0	1	0	0	0	0

1	in_use		prepend	appendag	y Specific		comments	_	30		28	27		25	24	23
75		LDAXP		X		X		1	1	0	0	1	0	0	0	0
76		STLR		X		X		1	1	0	0	1	0	0	0	1
77		LDAR		X		X		1	1	0	0	1	0	0	0	1
78	Lo	oad register (literal)						-	-	0	1	1	-	0	0	
79		LDR		W		W		0	0	0	1	1	0	0	0	
80		LDR	V	S		S		0	0	0	1	1	1	0	0	
81		LDR		X		X		0	1	0	1	1	0	0	0	
82		LDR	V	d		D		0	1	0	1	1	1	0	0	
83		LDRSW						1	0	0	1	1	0	0	0	
84		LDR	V	q		Q		1	0	0	1	1	1	0	0	
85		PRFM						1	1	0	1	1	0	0	0	
86	Lo	oad/store no-allocate pair (d)					-	-	1	0	1	-	0	0	0
87		STNP		W		W		0	0	1	0	1	0	0	0	0
88		LDNP		W		W		0	0	1	0	1	0	0	0	0
89		STNP	V	S		S		0	0	1	0	1	1	0	0	0
90		LDNP	٧	S		S		0	0	1	0	1	1	0	0	0
91		STNP	٧	d		D		0	1	1	0	1	1	0	0	0
92		LDNP	٧	d		D		0	1	1	0	1	1	0	0	0
93		STNP		Х		Χ		1	0	1	0	1	0	0	0	0
94		LDNP		х		Χ		1	0	1	0	1	0	0	0	0
95		STNP	V	q		Q		1	0	1	0	1	1	0	0	0
96		LDNP	V	q		Q		1	0	1	0	1	1	0	0	0
97	Lo	oad/store register pair (post	ţ.					O	С	1	0	1	٧	0	0	1
98		STP		postw	post	W		0	0	1	0	1	0	0	0	1
99		LDP		postw	post	W		0	0	1	0	1	0	0	0	1
100		STP	V	posts	post	S		0	0	1	0	1	1	0	0	1
101		LDP	V	posts	post	S		0	0	1	0	1	1	0	0	1
102		LDPSW STP		post	post	Б		0	1	1	0	1	0	0	0	1
103			V	postd	post	D		0	1	1	0	1	1	0	0	1
104 105		LDP STP	V	postd postx	post	D X		0	0	1	0	1	0	0	0	1 1
105		LDP		postx	post post	X		1	0	1	0	1	0	0	0	1
100		STP	٧	postx	post	Q		1	0	1	0	1	1	0	0	1
107		LDP	V	postq	post	Q		1	0	1	0	1	1	0	0	1
109		pad/store register pair (offs	=	F 00.4	P000	<u> </u>		ol	-	1	0	1	v	0	1	0

1	in_use	Opcode	prepend	appendage	Specific	variant	comments	31	30 2	29	28 2	27	26	25	24	23
110		STP		offw	off	W		0	0	1	0	1	0	0	1	0
111		LDP		offw	off	W		0	0	1	0	1	0	0	1	0
112		STP		offs	off	S		0	0	1	0	1	1	0	1	0
113		LDP		offs	off	S		0	0	1	0	1	1	0	1	0
114		LDPSW		off	off			0	1	1	0	1	0	0	1	0
115		STP		offd	off	D		0	1	1	0	1	1	0	1	0
116		LDP		offd	off	D		0	1	1	0	1	1	0	1	0
117		STP		offx	off	Χ		1	0	1	0	1	0	0	1	0
118		LDP		offx	off	Χ		1	0	1	0	1	0	0	1	0
119		STP		offq	off	Q		1	0	1	0	1	1	0	1	0
120		LDP	V	offq	off	Q		1	0	1	0	1	1	0	1	0
121	Lo	ad/store register pair (pre-i						op	C	1	0	1	V	0	1	1
122		STP		prew	pre	W		0	0	1	0	1	0	0	1	1
123		LDP		prew	pre	W		0	0	1	0	1	0	0	1	1
124		STP	V	pres	pre	S		0	0	1	0	1	1	0	1	1
125		LDP	V	pres	pre	S		0	0	1	0	1	1	0	1	1
126		LDPSW		pre	pre			0	1	1	0	1	0	0	1	1
127		STP	V	pred	pre	D		0	1	1	0	1	1	0	1	1
128		LDP	V	pred	pre	D		0	1	1	0	1	1	0	1	1
129		STP		prex	pre	Χ		1	0	1	0	1	0	0	1	1
130		LDP		prex	pre	X		1	0	1	0	1	0	0	1	1
131		STP	V	preq	pre	Q		1	0	1	0	1	1	0	1	1
132		LDP	V	preq	pre	Q		1	0	1	0	1	1	0	1	1
133	Lo	ad/store register (unscaled						si	ze	1	1	1	V	0	0	ok
134		STURB						0	0	1	1	1	0	0	0	0
135		LDURB						0	0	1	1	1	0	0	0	0
136		LDURSB		X		X		0	0	1	1	1	0	0	0	1
137		LDURSB		W		W		0	0	1	1	1	0	0	0	1
138		STUR	V	b		В		0	0	1	1	1	1	0	0	0
139		LDUR	V	b		В		0	0	1	1	1	1	0	0	0
140		STUR	V	q		Q		0	0	1	1	1	1	0	0	1
141		LDUR	V	q		Q		0	0	1	1	1	1	0	0	1
142		STURH						0	1	1	1	1	0	0	0	0
143		LDURH						0	1	1	1	1	0	0	0	0
144		LDURSH		Х		X		0	1	1	1	1	0	0	0	1
145		LDURSH		W		W		0	1	1	1	1	0	0	0	1
146		STUR	V	h		Н		0	1	1	1	1	1	0	0	0
147		LDUR	V	h		Н		0	1	1	1	1	1	0	0	0

1 in_us		prepend	appendag	⊗ Specific		comments	31	30	29	28	27	26	25 2	24	23
148	STUR		W		W		1	0	1	1	1	0	0	0	0
149	LDUR		W		W		1	0	1	1	1	0	0	0	0
150	LDURSW						1	0	1	1	1	0	0	0	1
151	STUR	V	S		S		1	0	1	1	1	1	0	0	0
152	LDUR	V	S		S		1	0	1	1	1	1	0	0	0
153	STUR		X		X		1	1	1	1	1	0	0	0	0
154	LDUR		X		X		1	1	1	1	1	0	0	0	0
155	PRFUM						1	1	1	1	1	0	0	0	1
156	STUR	V	d		D		1	1	1	1	1	1	0	0	0
157	LDUR	V	d		D		1	1	1	1	1	1	0	0	0
158	Load/store register (immedia	at					si	ze	1	1	1	V	0	0	oţ
159	STRB		post	post			0	0	1	1	1	0	0	0	0
160	LDRB		post	post			0	0	1	1	1	0	0	0	0
161	LDRSB		postx	post	X		0	0	1	1	1	0	0	0	1
162	LDRSB		postw	post	W		0	0	1	1	1	0	0	0	1
163	STR	V	postb	post	В		0	0	1	1	1	1	0	0	0
164	LDR	V	postb	post	В		0	0	1	1	1	1	0	0	0
165	STR	V	postq	post	Q		0	0	1	1	1	1	0	0	1
166	LDR	V	postq	post	Q		0	0	1	1	1	1	0	0	1
167	STRH		post	post			0	1	1	1	1	0	0	0	0
168	LDRH		post	post			0	1	1	1	1	0	0	0	0
169	LDRSH		postx	post	X		0	1	1	1	1	0	0	0	1
170	LDRSH		postw	post	W		0	1	1	1	1	0	0	0	1
171	STR	V	posth	post	Н		0	1	1	1	1	1	0	0	0
172	LDR	V	posth	post	Н		0	1	1	1	1	1	0	0	0
173	STR		postw	post	W		1	0	1	1	1	0	0	0	0
174	LDR		postw	post	W		1	0	1	1	1	0	0	0	0
175	LDRSW		post	post			1	0	1	1	1	0	0	0	1
176	STR	V	posts	post	S		1	0	1	1	1	1	0	0	0
177	LDR	V	posts	post	S		1	0	1	1	1	1	0	0	0
178	STR		postx	post	X		1	1	1	1	1	0	0	0	0
179	LDR		postx	post	X		1	1	1	1	1	0	0	0	0
180	STR	V	postd	post	D		1	1	1	1	1	1	0	0	0
181	LDR	V	postd	post	D		1	1	1	1	1	1	0	0	0
182	Load/store register (unprivil	9 (ze	1	1	1	V	0	0	oţ
183	STTRB						0	0	1	1	1	0	0	0	0
184	LDTRB						0	0	1	1	1	0	0	0	0
185	LDTRSB		X		X		0	0	1	1	1	0	0	0	1

1	in_use	Opcode	prepend	appendag	Specific		comment			29	28	27		25	24	23
186		LDTRSB		W		W			0	1	1	1	0	0	0	1
187		STTRH						C) 1	1	1	1	0	0	0	0
188		LDTRH							1	1	1	1	0	0	0	0
189		LDTRSH		Χ		Χ			1	1	1	1	0	0	0	1
190		LDTRSH		W		W			1	1	1	1	0	0	0	1
191		STTR		W		W		1	0	1	1	1	0	0	0	0
192		LDTR		W		W		1	0	1	1	1	0	0	0	0
193		LDTRSW						1	0	1	1	1	0	0	0	1
194		STTR		X		X		1	1	1	1	1	0	0	0	0
195		LDTR		X		Χ		1	1	1	1	1	0	0	0	0
196	Lo	ad/store register (immediat	İ .					:	size	1	1	1	٧	0	0	or
197		STRB		pre	pre				0	1	1	1	0	0	0	0
198		LDRB		pre	pre				0	1	1	1	0	0	0	0
199		LDRSB		prex	pre	X			0	1	1	1	0	0	0	1
200		LDRSB		prew	pre	W			0	1	1	1	0	0	0	1
201		STR	V	preb	pre	В		C	0	1	1	1	1	0	0	0
202		LDR	V	preb	pre	В		C	0	1	1	1	1	0	0	0
203		STR	V	preq	pre	Q		C	0	1	1	1	1	0	0	1
204		LDR	V	preq	pre	Q		C	0	1	1	1	1	0	0	1
205		STRH		pre	pre			C) 1	1	1	1	0	0	0	0
206		LDRH		pre	pre			C) 1	1	1	1	0	0	0	0
207		LDRSH		prex	pre	X		C) 1	1	1	1	0	0	0	1
208		LDRSH		prew	pre	W		C) 1	1	1	1	0	0	0	1
209		STR	V	preh	pre	Н) 1	1	1	1	1	0	0	0
210		LDR	V	preh	pre	Н) 1	1	1	1	1	0	0	0
211		STR		prew	pre	W		1	0	1	1	1	0	0	0	0
212		LDR		prew	pre	W		1	0	1	1	1	0	0	0	0
213		LDRSW		pre	pre			1	0	1	1	1	0	0	0	1
214		STR	V	pres	pre	S		1	0	1	1	1	1	0	0	0
215		LDR	V	pres	pre	S		1	0	1	1	1	1	0	0	0
216		STR		prex	pre	X		1	1	1	1	1	0	0	0	0
217		LDR		prex	pre	X		1	1	1	1	1	0	0	0	0
218		STR	V	pred	pre	D		1	1	1	1	1	1	0	0	0
219		LDR	V	pred	pre	D		1	1	1	1	1	1	0	0	0
220	Lo	ad/store register (register o							size	1	1	1	٧	0	0	oţ
221		STRB		off	off				0	1	1	1	0	0	0	0
222		LDRB		off	off					1	1	1	0	0	0	0
223		LDRSB		offx	off	Χ		C	0	1	1	1	0	0	0	1

1	in_use	Opcode	prepend	appendage	Specific	variant	comment	31	30 2	29	28 2	27	26 2	25 2	24	23
224		LDRSB		offw	off	W		0	0	1	1	1	0	0	0	1
225		STR	V	offb	off	В		0	0	1	1	1	1	0	0	0
226		LDR	V	offb	off	В		0	0	1	1	1	1	0	0	0
227		STR	V	offq	off	Q		0	0	1	1	1	1	0	0	1
228		LDR	V	offq	off	Q		0	0	1	1	1	1	0	0	1
229		STRH		off	off			0	1	1	1	1	0	0	0	0
230		LDRH		off	off			0	1	1	1	1	0	0	0	0
231		LDRSH		offx	off	X		0	1	1	1	1	0	0	0	1
232		LDRSH		offw	off	W		0	1	1	1	1	0	0	0	1
233		STR	V	offh	off	Н		0	1	1	1	1	1	0	0	0
234		LDR	V	offh	off	Н		0	1	1	1	1	1	0	0	0
235		STR		offw	off	W		1	0	1	1	1	0	0	0	0
236		LDR		offw	off	W		1	0	1	1	1	0	0	0	0
237		LDRSW		off	off			1	0	1	1	1	0	0	0	1
238		STR	V	offs	off	S		1	0	1	1	1	1	0	0	0
239		LDR	V	offs	off	S		1	0	1	1	1	1	0	0	0
240		STR		offx	off	X		1	1	1	1	1	0	0	0	0
241		LDR		offx	off	X		1	1	1	1	1	0	0	0	0
243		STR	V	offd	off	D		1	1	1	1	1	1	0	0	0
244		LDR	V	offd	off	D		1	1	1	1	1	1	0	0	0
242		PRFM		off	off			1	1	1	1	1	0	0	0	1
245	Lo	ad/store register (unsigned						siz	ze	1	1	1	V	0	1	oţ
246		STRB		imm	imm			0	0	1	1	1	0	0	1	0
247		LDRB		imm	imm			0	0	1	1	1	0	0	1	0
248		LDRSB		immx	imm	X		0	0	1	1	1	0	0	1	1
249		LDRSB		immw	imm	W		0	0	1	1	1	0	0	1	1
250		STR	V	immb	imm	В		0	0	1	1	1	1	0	1	0
251		LDR	V	immb	imm	В		0	0	1	1	1	1	0	1	0
252		STR	V	immq	imm	Q		0	0	1	1	1	1	0	1	1
253		LDR	V	immq	imm	Q		0	0	1	1	1	1	0	1	1
254		STRH		imm	imm			0	1	1	1	1	0	0	1	0
255		LDRH		imm	imm			0	1	1	1	1	0	0	1	0
256		LDRSH		immx	imm	X		0	1	1	1	1	0	0	1	1
257		LDRSH		immw	imm	W		0	1	1	1	1	0	0	1	1
258		STR	V	immh	imm	Н		0	1	1	1	1	1	0	1	0
259		LDR	V	immh	imm	Н		0	1	1	1	1	1	0	1	0
260		STR		immw	imm	W		1	0	1	1	1	0	0	1	0
261		LDR		immw	imm	W		1	0	1	1	1	0	0	1	0

LORSW	1			prepend	appendage	Specific	variant	comment	31	30	29	28	27	26	25	24	23
LDR	2		LDRSW		imm	imm			1	0	1	1	1	0	0	1	1
STR	2			V	imms	imm			1	0	1	1	1	1	0	1	0
LDR	2			V	imms	imm			1	0	1	1	1	1	0	1	0
STR	2	65	STR		immx	imm			1	1	1	1	1	0	0	1	0
LDR	2				immx	imm			1	1	1	1	1	0	0	1	0
PRFM	2			V					1	1	1	1	1	1	0	1	0
PC-rel. addressing PC-rel.	2			V	immd	imm	D		1	1	1	1	1	-		1	0
PC-rel. addressing	2	67	PRFM		imm	imm			1	1	1	1	1	0	0	1	1
ADR	2	70 Data j	processing – Immedia									1	0	0			
Add/subtract (immediate)	2	71 PC-	-rel. addressing						ор	imn	nlo	1	0	0	0	0	
Add/subtract (immediate)	2	72	ADR						0	imn	nlo	1	0	0	0	0	
275	2	73	ADRP						1	imn	nlo	1	0	0	0	0	
276	2	74 Add	d/subtract (immediate)						sf	ор	S	1	0	0	0	1	sh
277 SUB immw imm W 0 1 0 1 0 0 0 1 -	2	75	ADD		immw	imm	W		0	0	0	1	0	0	0	1	-
278 SUBS immw imm W 0 1 1 0 0 0 1 - 279 ADD immx imm X 1 0 0 0 0 1 - 280 ADDS immx imm X 1 0 0 0 0 1 - 281 SUB immx imm X 1 1 0 0 0 0 1 - 282 SUBS immx imm X 1 1 1 0 0 0 1 - 283 Logical (immediate) imm imm W 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 1	2	76	ADDS		immw	imm	W		0	0	1	1	0	0	0	1	-
279 ADD immx imm X 1 0 0 1 0 0 0 1 - 280	2	77	SUB		immw	imm	W		0	1	0	1	0	0	0	1	-
280 ADDS immx imm X 1 0 0 0 0 1 -	2	78	SUBS		immw	imm	W		0	1	1	1	0	0	0	1	-
281 SUB immx imm X 1 1 0 0 0 0 1 - 282 SUBS immx imm X 1 1 1 1 0 0 0 1 - 283 Logical (immediate) imm imm W 0 0 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 1 0	2	79	ADD		immx	imm	X		1	0	0	1	0	0	0	1	-
SUBS Immx Imm	2	80	ADDS		immx	imm	X		1	0	1	1	0	0	0	1	-
283 Logical (immediate) imm imm imm W 0 0 0 1 0 0 1 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0<	2	81	SUB		immx	imm	X		1	1	0	1	0	0	0	1	-
284 AND immw imm W 285 ORR immw imm W 286 EOR immw imm W 287 ANDS immw imm W 288 AND immx imm X 289 ORR immx imm X 290 EOR immx imm X 291 ANDS immx imm X 292 Move wide (immediate) w W 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 1 0 0 1 0 0 1 <td< td=""><td>2</td><td>82</td><td>SUBS</td><td></td><td>immx</td><td>imm</td><td>X</td><td></td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td></td<>	2	82	SUBS		immx	imm	X		1	1	1	1	0	0	0	1	-
285 ORR immw imm W 286 EOR immw imm W 287 ANDS immw imm W 288 AND immx imm X 289 ORR immx imm X 290 EOR immx imm X 291 ANDS immx imm X 292 Move wide (immediate) w W 293 MOVN W W 0 0 0 1 0 0 1 0 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1	2	83 Log	gical (immediate)		imm	imm			sf	ор	C	1	0	0	1	0	0
286 EOR immw imm W 0 1 0 0 0 1 0	2	84	AND		immw	imm	W		0	0	0	1	0	0	1	0	0
287 ANDS immw imm W 288 AND immx imm X 289 ORR immx imm X 290 EOR immx imm X 291 ANDS immx imm X 292 Move wide (immediate) x 1 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 1 0 1 0 1 0 0 1 0 1 0 1 <t< td=""><td>2</td><td></td><td></td><td></td><td>immw</td><td>imm</td><td></td><td></td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></t<>	2				immw	imm			0	0	1	1	0	0	1	0	0
288 AND immx imm X 289 ORR immx imm X 290 EOR immx imm X 291 ANDS immx imm X 292 Move wide (immediate) Immx Imm X 293 MOVN W W 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 <t< td=""><td>2</td><td></td><td></td><td></td><td>immw</td><td>imm</td><td>W</td><td></td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></t<>	2				immw	imm	W		0	1	0	1	0	0	1	0	0
289 ORR immx imm X 290 EOR immx imm X 291 ANDS immx imm X 292 Move wide (immediate) sf opc 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	2				immw	imm	W		0	1	1	1	0	0	1	0	0
290 EOR immx imm X 291 ANDS immx imm X 292 Move wide (immediate) v W V 0 0 0 1 0 1 0	2				immx	imm	X		1	0	0	1	0	0	1	0	0
291 ANDS immx imm X 292 Move wide (immediate) sf opc 1 1 1 0 0	2				immx	imm	X		1	0	1	1	0	0	1	0	0
292 Move wide (immediate) 293 MOVN W W 0 0 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	2				immx	imm			1	1	0	1	0	0	1	0	0
293 MOVN W W 0 0 0 1 0 0 1 <td>2</td> <td>91</td> <td>ANDS</td> <td></td> <td>immx</td> <td>imm</td> <td>X</td> <td></td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td>	2	91	ANDS		immx	imm	X		1	1	1	1	0	0	1	0	0
294 MOVZ W W 0 1 0 1 0 0 1 0 1 0 1 0 1 0 1 295 MOVK W W 0 1 1 1 1 0 0 1 0 1 0 1 0 1 296 MOVN X X 1 0 0 1 0 1 0 1 0 1 0 1 297 MOVZ X X 1 1 0 1 0 0 1 0 1 1 1 1 1 0 0 1 0 1 298 MOVK X X 1 1 1 1 1 0 0 1 0 1 1 1 1 1 1 0 0 1 0 1	2								sf	ор	C	1	0	0	1	0	1
295 MOVK w W 296 MOVN x X 297 MOVZ x X 298 MOVK x X 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 <td< td=""><td>2</td><td></td><td></td><td></td><td>W</td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></td<>	2				W				0	0	0	1	0	0	1	0	1
296 MOVN x X 297 MOVZ x X 298 MOVK x X X X X 1 1 0 0 0 0 0 0 0 0 0 <td>2</td> <td></td> <td></td> <td></td> <td>W</td> <td></td> <td></td> <td></td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td>	2				W				0	1	0	1	0	0	1	0	1
297 MOVZ X X X 1 1 0 1 0 0 1 0 1 298 MOVK X X X 1 1 1 1 0 0 1 0 1	2				W		W		0	1	1	1	0	0	1	0	1
298 MOVK x X X 1 1 1 1 0 0 1 0 1	2				х				1	0	0	1	0	0	1	0	1
	2				х				1	1	0	1	0	0	1	0	1
299 Bitfield sf opc 1 0 0 1 1 0	2				х		X		1	1	1	1	0	0	1	0	1
	2	99 Bitf	field						sf	ор	C	1	0	0	1	1	0

1	in_use	-	prepend appendag			comment		30	29	28	27	26	25	24	23
300		SBFM	W		W		0	0	0	1	0	0	1	1	0
301		BFM	W		W		0	0	1	1	0	0	1	1	0
302		UBFM	W		W		0	1	0	1	0	0	1	1	0
303		SBFM	X		Χ		1	0	0	1	0	0	1	1	0
304		BFM	X		X		1	0	1	1	0	0	1	1	0
305		UBFM	X		X		1	1	0	1	0	0	1	1	0
306	Ex	tract					sf	op		1	0	0	1	1	1
307		EXTR	W		W		0	0	0	1	0	0	1	1	1
308		EXTR	X		Χ		1	0	0	1	0	0	1	1	1
309		Processing - register									1	0	1		
310	Lo	gical (shifted register)					sf	op		0	1	0	1	0	sh
311		AND	W		W		0	0	0	0	1	0	1	0	sh
312		BIC	W		W		0	0	0	0	1	0	1	0	sh
313		ORR	W		W		0	0	1	0	1	0	1	0	sh
314		ORN	W		W		0	0	1	0	1	0	1	0	sh
315		EOR	W		W		0	1	0	0	1	0	1	0	sh
316		EON	W		W		0	1	0	0	1	0	1	0	sh
317		ANDS	W		W		0	1	1	0	1	0	1	0	sh
318		BICS	W		W		0	1	1	0	1	0	1	0	sh
319		AND	Χ		X		1	0	0	0	1	0	1	0	sh
320		BIC	X		X		1	0	0	0	1	0	1	0	sh
321		ORR	X		X		1	0	1	0	1	0	1	0	sh
322		ORN	X		X		1	0	1	0	1	0	1	0	sh
323		EOR	X		X		1	1	0	0	1	0	1	0	sh
324		EON	X		X		1	1	0	0	1	0	1	0	sh
325		ANDS	X		X		1	1	1	0	1	0	1	0	sh
326		BICS	X		X		1	1	1	0	1	0	1	0	sh
327	Ac	ld/subtract (shifted registe	r				sf	ор	S	0	1	0	1	1	sh
328		ADD	W		W		0	0	0	0	1	0	1	1	-
329		ADDS	W		W		0	0	1	0	1	0	1	1	-
330		SUB	W		W		0	1	0	0	1	0	1	1	-
331		SUBS	W		W		0	1	1	0	1	0	1	1	-
332		ADD	X		X		1	0	0	0	1	0	1	1	-
333		ADDS	X		X		1	0	1	0	1	0	1	1	-
334		SUB	X		X		1	1	0	0	1	0	1	1	-
335		SUBS	X		Χ		1	1	1	0	1	0	1	1	-
336	Ac	dd/subtract (extended regis					sf	ор	S	0	1	0	1	1	ol
337		ADD	extw	ext	W		0	0	0	0	1	0	1	1	0

1	in_use	Opcode	prepend	appendage	Specific	variant	comment	3	1 30	29	28	27	26	25	24	23
338		ADDS		extw	ext	W		C	0	1	0	1	0	1	1	0
339		SUB		extw	ext	W		C	1	0	0	1	0	1	1	0
340		SUBS		extw	ext	W		C	1	1	0	1	0	1	1	0
341		ADD		extx	ext	X		1	0	0	0	1	0	1	1	0
342		ADDS		extx	ext	X		1	0	1	0	1	0	1	1	0
343		SUB		extx	ext	X		1	1	0	0	1	0	1	1	0
344		SUBS		extx	ext	X		1	1	1	0	1	0	1	1	0
345	Ad	ld/subtract (with carry)						S	•		1	1	0	1	0	0
346		ADC		W		W		C	-	0	1	1	0	1	0	0
347		ADCS		W		W		C	-	1	1	1	0	1	0	0
348		SBC		W		W		C	1	0	1	1	0	1	0	0
349		SBCS		W		W		C	-	1	1	1	0	1	0	0
350		ADC		X		X		1	0	0	1	1	0	1	0	0
351		ADCS		X		X		1	0	1	1	1	0	1	0	0
352		SBC		X		X		1	1	0	1	1	0	1	0	0
353		SBCS		X		X		1	1	1	1	1	0	1	0	0
354	Co	onditional compare (register						s	•	S	1	1	0	1	0	0
355		CCMN		W		W		C	0	1	1	1	0	1	0	0
356		CCMN		X		X		1	0	1	1	1	0	1	0	0
357		CCMP		W		W		C	1	1	1	1	0	1	0	0
358		CCMP		X		X		1	1	1	1	1	0	1	0	0
359	Co	onditional compare (immedi						s		S	1	1	0	1	0	0
360		CCMN		immw	imm	W		C	0	1	1	1	0	1	0	0
361		CCMN		immx	imm	X		1	0	1	1	1	0	1	0	0
362		CCMP			imm	W		C	1	1	1	1	0	1	0	0
363		CCMP		immx	imm	X		1	1	1	1	1	0	1	0	0
364	Co	nditional select						s	-		1	1	0	1	0	1
365		CSEL		W		W		C	_	0	1	1	0	1	0	1
366		CSINC		W		W		C	-	0	1	1	0	1	0	1
367		CSINV		W		W		C	-	0	1	1	0	1	0	1
368		CSNEG		W		W		C	-	0	1	1	0	1	0	1
369		CSEL		X		X		1	0	0	1	1	0	1	0	1
370		CSINC		X		X		1	0	0	1	1	0	1	0	1
371		CSINV		X		X		1	1	0	1	1	0	1	0	1
372		CSNEG		X		X		1	_ 1	0	1	1	0	1	0	1
373	Da	ta-processing (3 source)						S		o 5 4	1	1	0	1	1	C
374		MADD		W		W		C		0	1	1	0	1	1	0
375		MADD		Х		Χ		1	0	0	1	1	0	1	1	0

1	in_use	Opcode	prepend appendage Specific	variant	comment	31	30	29	28	27	26	25	24	23
376		SMADDL				1	0	0	1	1	0	1	1	0
377		UMADDL				1	0	0	1	1	0	1	1	1
378		MSUB	W	W		0	0	0	1	1	0	1	1	0
379		MSUB	X	X		1	0	0	1	1	0	1	1	0
380		SMSUBL				1	0	0	1	1	0	1	1	0
381		UMSUBL				1	0	0	1	1	0	1	1	1
382		SMULH				1	0	0	1	1	0	1	1	0
383		UMULH				1	0	0	1	1	0	1	1	1
384	Da	ta-processing (2 source)				sf	0	S	1	1	0	1	0	1
385		CRC32X				1	0	0	1	1	0	1	0	1
386		CRC32CX				1	0	0	1	1	0	1	0	1
387		CRC32B				0	0	0	1	1	0	1	0	1
388		CRC32CB				0	0	0	1	1	0	1	0	1
389		CRC32H				0	0	0	1	1	0	1	0	1
390		CRC32CH				0	0	0	1	1	0	1	0	1
391		CRC32W				0	0	0	1	1	0	1	0	1
392		CRC32CW				0	0	0	1	1	0	1	0	1
393		UDIV	W	W		0	0	0	1	1	0	1	0	1
394		UDIV	X	X		1	0	0	1	1	0	1	0	1
395		SDIV	W	W		0	0	0	1	1	0	1	0	1
396		SDIV	X	X		1	0	0	1	1	0	1	0	1
397		LSLV	W	W		0	0	0	1	1	0	1	0	1
398		LSLV	X	X		1	0	0	1	1	0	1	0	1
399		LSRV	W	W		0	0	0	1	1	0	1	0	1
400		LSRV	X	X		1	0	0	1	1	0	1	0	1
401		ASRV	W	W		0	0	0	1	1	0	1	0	1
402		ASRV	X	X		1	0	0	1	1	0	1	0	1
403		RORV	W	W		0	0	0	1	1	0	1	0	1
404		RORV	X	X		1	0	0	1	1	0	1	0	1
405	Da	ita-processing (1 source)				sf	1	S	1	1	0	1	0	1
406		RBIT	W	W		0	1	0	1	1	0	1	0	1
407		RBIT	X	X		1	1	0	1	1	0	1	0	1
408		CLZ	W	W		0	1	0	1	1	0	1	0	1
409		CLZ	X	X		1	1	0	1	1	0	1	0	1
410		CLS	W	W		0	1	0	1	1	0	1	0	1
411		CLS	X	X		1	1	0	1	1	0	1	0	1
412		REV	W	W		0	1	0	1	1	0	1	0	1
413		REV	x	X		1	1	0	1	1	0	1	0	1

1	in_use	Opcode	prepend	appendage Specific	variant	comment	31	30	29	28	27	26	25	24	23
414		REV16		W	W		1	1	0	1	1	0	1	0	1
415		REV16		X	X		0	1	0	1	1	0	1	0	1
416	<i>"</i> D 1	REV32					1	1	0	1	1	0	1	0	1
417		Processing – SIMD an									1	1	1		
418		oating-point<->fixed-point o	;				sf	0	S	1	1	1	1	0	ty _l
419		SCVTF	V	scalar_fixed_ scalar_fixe			0	0	0	1	1	1	1	0	0
420		UCVTF	V	scalar_fixed_ scalar_fixe			0	0	0	1	1	1	1	0	0
421		FCVTZS	V	scalar_fixed_ scalar_fixe			0	0	0	1	1	1	1	0	1
422		FCVTZU	V	scalar_fixed_ scalar_fixe			0	0	0	1	1	1	1	0	1
423		SCVTF	V	scalar_fixed_ scalar_fixe	d _. 32_bit_to_dou		0	0	0	1	1	1	1	0	0
424		UCVTF	V	scalar_fixed_ scalar_fixe	. – – –		0	0	0	1	1	1	1	0	0
425		FCVTZS	V	scalar_fixed_ scalar_fixe			0	0	0	1	1	1	1	0	1
426		FCVTZU	V	scalar_fixed_ scalar_fixe	d _. Double_precis		0	0	0	1	1	1	1	0	1
427		SCVTF	V	scalar_fixed_ scalar_fixe	d _. 64_bit_to_sin		1	0	0	1	1	1	1	0	0
428		UCVTF	V	scalar_fixed_ scalar_fixe	d _. 64_bit_to_sin		1	0	0	1	1	1	1	0	0
429		FCVTZS	V	scalar_fixed_ scalar_fixe	d Single_precis		1	0	0	1	1	1	1	0	1
430		FCVTZU	V	scalar_fixed_ scalar_fixe	d Single_precis		1	0	0	1	1	1	1	0	1
431		SCVTF	V	scalar_fixed_ scalar_fixe	d _. 64_bit_to_dou		1	0	0	1	1	1	1	0	0
432		UCVTF	V	scalar_fixed_ scalar_fixe	d _. 64_bit_to_doι		1	0	0	1	1	1	1	0	0
433	<i>II</i>	FCVTZS	V	scalar_fixed_ scalar_fixe	d _. Double_precis		1	0	0	1	1	1	1	0	1
434	<i>II</i>	FCVTZU	V	scalar_fixed_ scalar_fixe	d _. Double_precis		1	0	0	1	1	1	1	0	1
435	// Fl	oating-point conditional cor	•				М	0	S	1	1	1	1	0	tyı
436	<i>II</i>	FCCMP	V	Single_precis	Single_precis		0	0	0	1	1	1	1	0	0
437	<i>II</i>	FCCMPE	V	Single_precis	Single_precis		0	0	0	1	1	1	1	0	0
438	<i>II</i>	FCCMP	V	Double_preci	Double_precis		0	0	0	1	1	1	1	0	0
439	<i>II</i>	FCCMPE	V	Double_preci	Double_precis		0	0	0	1	1	1	1	0	0
440	// FI	oating-point data-processin					М	0	S	1	1	1	1	0	tyı
441	<i>II</i>	FMUL	V	scalar_Single scalar	Single_precis		0	0	0	1	1	1	1	0	0
442	<i>II</i>	FDIV	V	scalar_Single scalar	Single_precis		0	0	0	1	1	1	1	0	0
443	<i>II</i>	FADD	V	scalar_Single scalar	Single_precis		0	0	0	1	1	1	1	0	0
444	<i>II</i>	FSUB	V	scalar_Single scalar	Single_precis		0	0	0	1	1	1	1	0	0
445	<i>II</i>	FMAX	٧	scalar_Single scalar	Single_precis		0	0	0	1	1	1	1	0	0
446	<i>II</i>	FMIN	٧	scalar_Single scalar	Single_precis		0	0	0	1	1	1	1	0	0
447	<i>II</i>	FMAXNM	V	scalar_Single scalar	Single_precis		0	0	0	1	1	1	1	0	0

1	in_use	Opcode	prepend	appendage Specific	variant	comment	31	30	29	28	27	26	25	24	23
448		FMINNM	V	scalar_Single scalar	Single_precisi		0	0	0	1	1	1	1	0	0
449		FNMUL	V	Single_precis	Single_precis		0	0	0	1	1	1	1	0	0
450		FMUL	V	scalar_Doublescalar	Double_precis		0	0	0	1	1	1	1	0	0
451	<i>II</i>	FDIV	V	scalar_Doublescalar	Double_precis		0	0	0	1	1	1	1	0	0
452		FADD	V	scalar_Doublescalar	Double_precis		0	0	0	1	1	1	1	0	0
453		FSUB	V	scalar_Doublescalar	Double_precis		0	0	0	1	1	1	1	0	0
454	<i>II</i>	FMAX	V	scalar_Doublescalar	Double_precis		0	0	0	1	1	1	1	0	0
455	<i>II</i>	FMIN	V	scalar_Doublescalar	Double_precis		0	0	0	1	1	1	1	0	0
456	<i>II</i>	FMAXNM	V	scalar_Doublescalar	Double_precis		0	0	0	1	1	1	1	0	0
457		FMINNM	V	scalar_Doublescalar	Double_precis		0	0	0	1	1	1	1	0	0
458	<i>II</i>	FNMUL	V	Double_preci	Double_precis		0	0	0	1	1	1	1	0	0
459		pating-point conditional sel-					M	0	S	1	1	1	1	0	tyj
460		FCSEL	V	Single_precis	Single_precis		0	0	0	1	1	1	1	0	0
461	<i>II</i>	FCSEL	V	Double_preci	Double_precis		0	0	0	1	1	1	1	0	0
462	// Flo	pating-point immediate					M	0	S	1	1	1	1	0	tyj
463	<i>II</i>	FMOV	V	scalar_immec scalar_imme	Single_precisi		0	0	0	1	1	1	1	0	0
464	<i>II</i>	FMOV	V	scalar_immec scalar_imme	Double_precis		0	0	0	1	1	1	1	0	0
465	// Flo	oating-point compare					M	0	S	1	1	1	1	0	tyj
466	<i>II</i>	FCMP	V	Single_precis	Single_precis		0	0	0	1	1	1	1	0	0
467	<i>II</i>	FCMP	V	Single_precis	Single_precisi		0	0	0	1	1	1	1	0	0
468	<i>II</i>	FCMPE	V	Single_precis	Single_precis		0	0	0	1	1	1	1	0	0
469		FCMPE	V	Single_precis	Single_precis		0	0	0	1	1	1	1	0	0
470		FCMP	V	Double_preci	Double_precis		0	0	0	1	1	1	1	0	0
471		FCMP	V	Double_preci	Double_precis		0	0	0	1	1	1	1	0	0
472		FCMPE	V	Double_preci	Double_precis		0	0	0	1	1	1	1	0	0
473		FCMPE	V	Double_preci	Double_precis		0	0	0	1	1	1	1	0	0
474		oating-point data-processin					М	0	S	1	1	1	1	0	ty
475		FMOV	V	register_Sing register	Single_precis		0	0	0	1	1	1	1	0	0
476	<i>II</i>	FABS	V	scalar_Single scalar	Single_precis		0	0	0	1	1	1	1	0	0
477	<i>II</i>	FNEG	V	scalar_Single scalar	Single_precis		0	0	0	1	1	1	1	0	0
478		FSQRT	V	scalar_Single scalar	Single_precisi		0	0	0	1	1	1	1	0	0
479		FCVT	V	Single_precis	Single_precisi		0	0	0	1	1	1	1	0	0
480		FCVT	V	Single_precis	Single_precis		0	0	0	1	1	1	1	0	0
481	<i>II</i>	FRINTN	V	scalar_Single scalar	Single_precisi		0	0	0	1	1	1	1	0	0

1	in_use	Opcode	prepend	appendage Specific	variant	comment	31	30	29	28	27	26	25	24	23
482		FRINTP	V	scalar_Single scalar	Single_precisi		0	0	0	1	1	1	1	0	0
483		FRINTM	V	scalar_Single scalar	Single_precisi		0	0	0	1	1	1	1	0	0
484	<i>II</i>	FRINTZ	V	scalar_Single scalar	Single_precisi		0	0	0	1	1	1	1	0	0
485	<i>II</i>	FRINTA	V	scalar_Single scalar	Single_precisi		0	0	0	1	1	1	1	0	0
486	<i>II</i>	FRINTX	V	scalar_Single scalar	Single_precisi		0	0	0	1	1	1	1	0	0
487	<i>II</i>	FRINTI	V	scalar_Single scalar	Single_precisi		0	0	0	1	1	1	1	0	0
488	<i>II</i>	FMOV	V	register_Doul register	Double_precis		0	0	0	1	1	1	1	0	0
489	<i>II</i>	FABS	V	scalar_Doubl scalar	Double_precis		0	0	0	1	1	1	1	0	0
490	<i>II</i>	FNEG	V	scalar_Doubl scalar	Double_precis		0	0	0	1	1	1	1	0	0
491		FSQRT	V	scalar_Doubl scalar	Double_precis		0	0	0	1	1	1	1	0	0
492	<i>II</i>	FCVT	V	Double_preci	Double_precis		0	0	0	1	1	1	1	0	0
493		FCVT	V	Double_preci	Double_precis		0	0	0	1	1	1	1	0	0
494		FRINTN	V	scalar_Doubl scalar	Double_precis		0	0	0	1	1	1	1	0	0
495	<i>II</i>	FRINTP	V	scalar_Doubl scalar	Double_precis		0	0	0	1	1	1	1	0	0
496	<i>II</i>	FRINTM	V	scalar_Doubl scalar	Double_precis		0	0	0	1	1	1	1	0	0
497	<i>II</i>	FRINTZ	V	scalar_Doubl scalar	Double_precis		0	0	0	1	1	1	1	0	0
498		FRINTA	V	scalar_Doubl scalar	Double_precis		0	0	0	1	1	1	1	0	0
499	<i>II</i>	FRINTX	V	scalar_Doubl scalar	Double_precis		0	0	0	1	1	1	1	0	0
500	<i>II</i>	FRINTI	V	scalar_Doubl scalar	Double_precis		0	0	0	1	1	1	1	0	0
501	<i>II</i>	FCVT	V	Half_precisioi	Half_precisior		0	0	0	1	1	1	1	0	1
502	<i>II</i>	FCVT	V	Half_precisioi	Half_precisior		0	0	0	1	1	1	1	0	1
503		oating-point<->integer conv					sf	0	S	1	1	1	1	0	tyj
504	<i>II</i>	FCVTNS	V	scalar_Single scalar	Single_precisi		0	0	0	1	1	1	1	0	0
505	<i>II</i>	FCVTNU	V	scalar_Single scalar	Single_precisi		0	0	0	1	1	1	1	0	0
506	<i>II</i>	SCVTF	V	scalar_intege scalar_integ	32_bit_to_sin		0	0	0	1	1	1	1	0	0
507	<i>II</i>	UCVTF	V	scalar_intege scalar_integ	32_bit_to_sin		0	0	0	1	1	1	1	0	0
508	<i>II</i>	FCVTAS	V	scalar_Single scalar	Single_precisi		0	0	0	1	1	1	1	0	0
509		FCVTAU	V	scalar_Single scalar	Single_precisi		0	0	0	1	1	1	1	0	0
510	<i>II</i>	FMOV	V	general_Sing general	Single_precisi		0	0	0	1	1	1	1	0	0
511	<i>II</i>	FMOV	V	general_32_t general	32_bit_to_sin		0	0	0	1	1	1	1	0	0
512	<i>II</i>	FCVTPS	V	scalar_Single scalar	Single_precisi		0	0	0	1	1	1	1	0	0
513		FCVTPU	V	scalar_Single scalar	Single_precis		0	0	0	1	1	1	1	0	0
514	<i>II</i>	FCVTMS	V	scalar_Single scalar	Single_precis		0	0	0	1	1	1	1	0	0
515	<i>II</i>	FCVTMU	V	scalar_Single scalar	Single_precis		0	0	0	1	1	1	1	0	0

1	in_use	Opcode	prepend	appendage Specific	variant	comment	31	30	29	28	27	26	25	24	23
516	11	FCVTZS	V	scalar_intege scalar_integ	Single_precisi		0	0	0	1	1	1	1	0	0
517	11	FCVTZU	V	scalar_intege scalar_integ	Single_precisi		0	0	0	1	1	1	1	0	0
518	11	FCVTNS	V	scalar_Doublescalar	Double_precis		0	0	0	1	1	1	1	0	0
519	<i>II</i>	FCVTNU	V	scalar_Doublescalar	Double_precis		0	0	0	1	1	1	1	0	0
520	<i>II</i>	SCVTF	V	scalar_intege scalar_integ	32_bit_to_doι		0	0	0	1	1	1	1	0	0
521	<i>II</i>	UCVTF	V	scalar_intege scalar_integ	32_bit_to_doι		0	0	0	1	1	1	1	0	0
522	11	FCVTAS	V	scalar_Doublescalar	Double_precis		0	0	0	1	1	1	1	0	0
523	11	FCVTAU	V	scalar_Doublescalar	Double_precis		0	0	0	1	1	1	1	0	0
524	. //	FCVTPS	V	scalar_Doublescalar	Double_precis		0	0	0	1	1	1	1	0	0
525	11	FCVTPU	V	scalar_Doublescalar	Double_precis		0	0	0	1	1	1	1	0	0
526	11	FCVTMS	V	scalar_Doublescalar	Double_precis		0	0	0	1	1	1	1	0	0
527	11	FCVTMU	V	scalar_Doublescalar	Double_precis		0	0	0	1	1	1	1	0	0
528	11	FCVTZS	V	scalar_intege scalar_integ	Double_precis		0	0	0	1	1	1	1	0	0
529	<i>II</i>	FCVTZU	V	scalar_intege scalar_integ	Double_precis		0	0	0	1	1	1	1	0	0
530	<i>II</i>	FCVTNS	V	scalar_Single scalar	Single_precisi		1	0	0	1	1	1	1	0	0
531	<i>II</i>	FCVTNU	V	scalar_Single scalar	Single_precisi		1	0	0	1	1	1	1	0	0
532	11	SCVTF	V	scalar_intege scalar_integ	64_bit_to_sin		1	0	0	1	1	1	1	0	0
533	11	UCVTF	V	scalar_intege scalar_integ	64_bit_to_sin		1	0	0	1	1	1	1	0	0
534	. //	FCVTAS	V	scalar_Single scalar	Single_precisi		1	0	0	1	1	1	1	0	0
535	11	FCVTAU	V	scalar_Single scalar	Single_precisi		1	0	0	1	1	1	1	0	0
536	11	FCVTPS	V	scalar_Single scalar	Single_precisi		1	0	0	1	1	1	1	0	0
537	11	FCVTPU	V	scalar_Single scalar	Single_precisi		1	0	0	1	1	1	1	0	0
538	11	FCVTMS	V	scalar_Single scalar	Single_precisi		1	0	0	1	1	1	1	0	0
539	<i>II</i>	FCVTMU	V	scalar_Single scalar	Single_precisi		1	0	0	1	1	1	1	0	0
540	<i>II</i>	FCVTZS	V	scalar_intege scalar_integ	Single_precisi		1	0	0	1	1	1	1	0	0
541	<i>II</i>	FCVTZU	V	scalar_intege scalar_integ	Single_precisi		1	0	0	1	1	1	1	0	0
542	11	FCVTNS	V	scalar_Doublescalar	Double_precis		1	0	0	1	1	1	1	0	0
543	- 11	FCVTNU	V	scalar_Doublescalar	Double_precis		1	0	0	1	1	1	1	0	0
544	. //	SCVTF	V	scalar_intege scalar_integ	64_bit_to_doι		1	0	0	1	1	1	1	0	0
545	11	UCVTF	V	scalar_intege scalar_integ	64_bit_to_doι		1	0	0	1	1	1	1	0	0
546	11	FCVTAS	V	scalar_Doublescalar	Double_precis		1	0	0	1	1	1	1	0	0
547	11	FCVTAU	V	scalar_Doublescalar	Double_precis		1	0	0	1	1	1	1	0	0
548	11	FMOV	V	general_Doul general	Double_precis		1	0	0	1	1	1	1	0	0
549	<i>II</i>	FMOV	V	general_64_t general	64_bit_to_doι		1	0	0	1	1	1	1	0	0

1	in_use	Opcode	prepend	appendage Specific	variant	comment	31	30	29	28	27	26	25	24	23
550	<i>II</i>	FCVTPS	V	scalar_Doublescalar	Double_precis		1	0	0	1	1	1	1	0	0
551	<i>II</i>	FCVTPU	٧	scalar_Doublescalar	Double_precis		1	0	0	1	1	1	1	0	0
552	<i>II</i>	FCVTMS	V	scalar_Doublescalar	Double_precis		1	0	0	1	1	1	1	0	0
553	<i>II</i>	FCVTMU	V	scalar_Doublescalar	Double_precis		1	0	0	1	1	1	1	0	0
554	<i>II</i>	FCVTZS	V	scalar_intege scalar_integ	Double_precis		1	0	0	1	1	1	1	0	0
555	<i>II</i>	FCVTZU	V	scalar_intege scalar_integ	Double_precis		1	0	0	1	1	1	1	0	0
556	<i>II</i>	FMOV	V	general_Top_general	Top_half_of_^		1	0	0	1	1	1	1	0	1
557	<i>II</i>	FMOV	V	general_64_t general	64_bit_to_top		1	0	0	1	1	1	1	0	1
558	// Flo	oating-point data-processin					М	0	S	1	1	1	1	1	tyį
559	<i>II</i>	FMADD	V	Single_precis	Single_precis		0	0	0	1	1	1	1	1	0
560	<i>II</i>	FMSUB	V	Single_precis	Single_precis		0	0	0	1	1	1	1	1	0
561		FNMADD	V	Single_precis	Single_precis		0	0	0	1	1	1	1	1	0
562		FNMSUB	V	Single_precis	Single_precis		0	0	0	1	1	1	1	1	0
563		FMADD	V	Double_preci	Double_precis		0	0	0	1	1	1	1	1	0
564		FMSUB	V	Double_preci	Double_precis		0	0	0	1	1	1	1	1	0
565	<i>II</i>	FNMADD	V	Double_preci	Double_precis		0	0	0	1	1	1	1	1	0
566		FNMSUB	V	Double_preci	Double_precis		0	0	0	1	1	1	1	1	0
567		vSIMD scalar three same					0	1	U	1	1	1	1	0	si
568		SQADD	V	Scalar	Scalar		0	1	0	1	1	1	1	0	-
569		SQSUB	V	Scalar	Scalar		0	1	0	1	1	1	1	0	-
570		CMGT	V	register_Scalaregister	Scalar		0	1	0	1	1	1	1	0	-
571		CMGE	V	register_Scalaregister	Scalar		0	1	0	1	1	1	1	0	-
572		SSHL	V	Scalar	Scalar		0	1	0	1	1	1	1	0	-
573		SQSHL	V	register_Scalaregister	Scalar		0	1	0	1	1	1	1	0	-
574		SRSHL	V	Scalar	Scalar		0	1	0	1	1	1	1	0	-
575		SQRSHL	V	Scalar	Scalar		0	1	0	1	1	1	1	0	-
576		ADD	V	vector_Scalai vector	Scalar		0	1	0	1	1	1	1	0	-
577		CMTST	V	Scalar	Scalar		0	1	0	1	1	1	1	0	-
578		SQDMULH	V	vector_Scalaı vector	Scalar		0	1	0	1	1	1	1	0	-
579		FMULX	V	Scalar	Scalar		0	1	0	1	1	1	1	0	0
580		FCMEQ	V	register_Scalaregister	Scalar		0	1	0	1	1	1	1	0	0
581		FRECPS	V	Scalar	Scalar		0	1	0	1	1	1	1	0	0
582		FRSQRTS	V	Scalar	Scalar		0	1	0	1	1	1	1	0	1
583	<i>II</i>	UQADD	V	Scalar	Scalar		0	1	1	1	1	1	1	0	-

1	in_use	Opcode	prepend	appendage Specific	variant	comment	31	30	29	28	27	26	25	24	23
584	<i>II</i>	UQSUB	V	Scalar	Scalar		0	1	1	1	1	1	1	0	-
585	<i>II</i>	CMHI	V	register_Scal: register	Scalar		0	1	1	1	1	1	1	0	-
586	<i>II</i>	CMHS	V	register_Scalaregister	Scalar		0	1	1	1	1	1	1	0	-
587	<i>II</i>	USHL	V	Scalar	Scalar		0	1	1	1	1	1	1	0	-
588	<i>II</i>	UQSHL	V	register_Scal: register	Scalar		0	1	1	1	1	1	1	0	-
589	<i>II</i>	URSHL	V	Scalar	Scalar		0	1	1	1	1	1	1	0	-
590	<i>II</i>	UQRSHL	V	Scalar	Scalar		0	1	1	1	1	1	1	0	-
591	<i>II</i>	SUB	V	vector_Scalai vector	Scalar		0	1	1	1	1	1	1	0	-
592	<i>II</i>	CMEQ	V	register_Scal: register	Scalar		0	1	1	1	1	1	1	0	-
593	<i>II</i>	SQRDMULH	V	vector_Scalai vector	Scalar		0	1	1	1	1	1	1	0	-
594	<i>II</i>	FCMGE	V	register_Scal: register	Scalar		0	1	1	1	1	1	1	0	0
595	<i>II</i>	FACGE	V	Scalar	Scalar		0	1	1	1	1	1	1	0	0
596	<i>II</i>	FABD	V	Scalar	Scalar		0	1	1	1	1	1	1	0	1
597	<i>II</i>	FCMGT	V	register_Scal: register	Scalar		0	1	1	1	1	1	1	0	1
598	<i>II</i>	FACGT	V	Scalar	Scalar		0	1	1	1	1	1	1	0	1
599	// Ac	dvSIMD scalar three differer					0	1	U	1	1	1	1	0	si
600	<i>II</i>	SQDMLAL	V	vector_Scalai vector	Scalar	writes to low	0	1	0	1	1	1	1	0	siz
601	<i>II</i>	SQDMLAL2	V	vector_Scalai vector	Scalar	writes to high	0	1	0	1	1	1	1	0	siz
602	<i>II</i>	SQDMLSL	V	vector_Scalai vector	Scalar	writes to low	0	1	0	1	1	1	1	0	siz
603	<i>II</i>	SQDMLSL2	V	vector_Scalai vector	Scalar	writes to high	0	1	0	1	1	1	1	0	siz
604	<i>II</i>	SQDMULL	V	vector_Scalai vector	Scalar	writes to low	0	1	0	1	1	1	1	0	siz
605		SQDMULL2	V	vector_Scalai vector	Scalar	writes to high	0	1	0	1	1	1	1	0	siz
606		dvSIMD scalar two-reg misc					0	1	U	1	1	1	1	0	si
607		SUQADD	V	Scalar	Scalar		0	1	0	1	1	1	1	0	-
608		SQABS	V	Scalar	Scalar		0	1	0	1	1	1	1	0	-
609		CMGT	V	zero_Scalar zero	Scalar		0	1	0	1	1	1	1	0	-
610		CMEQ	V	zero_Scalar zero	Scalar		0	1	0	1	1	1	1	0	-
611	<i>II</i>	CMLT	V	zero_Scalar zero	Scalar		0	1	0	1	1	1	1	0	-
612	<i>II</i>	ABS	V	Scalar	Scalar		0	1	0	1	1	1	1	0	-
613	<i>II</i>	SQXTN	V	Scalar	Scalar	writes to low	0	1	0	1	1	1	1	0	-
614		SQXTN2	V	Scalar	Scalar	writes to high	0	1	0	1	1	1	1	0	-
615		FCVTNS	V	vector_Scalar vector	Scalar		0	1	0	1	1	1	1	0	0
616		FCVTMS	V	vector_Scalar vector	Scalar		0	1	0	1	1	1	1	0	0
617	//	FCVTAS	V	vector_Scalaı vector	Scalar		0	1	0	1	1	1	1	0	0

1	in_use	Opcode	prepend	appendage	Specific	variant	comment	31	30	29	28	27	26	25	24	23
618	<i>II</i>	SCVTF	V	vector_intege	vector_integ	Scalar		0	1	0	1	1	1	1	0	0
619	<i>II</i>	FCMGT	V	zero_Scalar	zero	Scalar		0	1	0	1	1	1	1	0	1
620	<i>II</i>	FCMEQ	V	zero_Scalar	zero	Scalar		0	1	0	1	1	1	1	0	1
621	<i>II</i>	FCMLT	V	zero_Scalar	zero	Scalar		0	1	0	1	1	1	1	0	1
622	<i>II</i>	FCVTPS	V	vector_Scalar	vector	Scalar		0	1	0	1	1	1	1	0	1
623	<i>II</i>	FCVTZS	V	vector_intege	vector_integ	Scalar		0	1	0	1	1	1	1	0	1
624	<i>II</i>	FRECPE	V	Scalar		Scalar		0	1	0	1	1	1	1	0	1
625	<i>II</i>	FRECPX						0	1	0	1	1	1	1	0	1
626	<i>II</i>	USQADD	V	Scalar		Scalar		0	1	1	1	1	1	1	0	-
627	<i>II</i>	SQNEG	V	Scalar		Scalar		0	1	1	1	1	1	1	0	-
628	<i>II</i>	CMGE	V	zero_Scalar	zero	Scalar		0	1	1	1	1	1	1	0	-
629	<i>II</i>	CMLE	V	zero_Scalar	zero	Scalar		0	1	1	1	1	1	1	0	-
630	<i>II</i>	NEG	V	vector_Scalar	vector	Scalar		0	1	1	1	1	1	1	0	-
631	<i>II</i>	SQXTUN	V	Scalar		Scalar	writes to low	0	1	1	1	1	1	1	0	-
632	<i>II</i>	SQXTUN2	V	Scalar		Scalar	writes to high	0	1	1	1	1	1	1	0	-
633	<i>II</i>	UQXTN	V	Scalar		Scalar	writes to low	0	1	1	1	1	1	1	0	-
634	<i>II</i>	UQXTN2	V	Scalar		Scalar	writes to high	0	1	1	1	1	1	1	0	-
635	<i>II</i>	FCVTXN	V	Scalar		Scalar	writes to low	0	1	1	1	1	1	1	0	0
636	<i>II</i>	FCVTXN2	V	Scalar		Scalar	writes to high	0	1	1	1	1	1	1	0	0
637	<i>II</i>	FCVTNU	V	vector_Scalar	vector	Scalar		0	1	1	1	1	1	1	0	0
638	<i>II</i>	FCVTMU	V	vector_Scalar	vector	Scalar		0	1	1	1	1	1	1	0	0
639	<i>II</i>	FCVTAU	V	vector_Scalar	vector	Scalar		0	1	1	1	1	1	1	0	0
640	<i>II</i>	UCVTF	V	vector_intege	vector_integ	Scalar		0	1	1	1	1	1	1	0	0
641	<i>II</i>	FCMGE	V	zero_Scalar	zero	Scalar		0	1	1	1	1	1	1	0	1
642	<i>II</i>	FCMLE	V	zero_Scalar	zero	Scalar		0	1	1	1	1	1	1	0	1
643	<i>II</i>	FCVTPU	V	vector_Scalar	vector	Scalar		0	1	1	1	1	1	1	0	1
644	<i>II</i>	FCVTZU	V	vector_intege	vector_integ	Scalar		0	1	1	1	1	1	1	0	1
645	<i>II</i>	FRSQRTE	V	Scalar		Scalar		0	1	1	1	1	1	1	0	1
646	// Ac	dvSIMD scalar pairwise						0	1	U	1	1	1	1	0	si
647	<i>II</i>	ADDP		scalar	scalar			0	1	0	1	1	1	1	0	-
648	<i>II</i>	FMAXNMP		scalar	scalar			0	1	1	1	1	1	1	0	0
649	<i>II</i>	FADDP		scalar	scalar			0	1	1	1	1	1	1	0	0
650	<i>II</i>	FMAXP		scalar	scalar			0	1	1	1	1	1	1	0	0
651	<i>II</i>	FMINNMP		scalar	scalar			0	1	1	1	1	1	1	0	1

652 // FMINP scalar 0 1	0 1 0 0 0 0
	0 0
654 // DUP v element Scal element Scalar 0 1 0 1 1 1	
	1 si:
655 // AdvSIMD scalar x indexed ele	
656 // SQDMLAL v by_element_{by_element_Scalar 0 1 0 1 1 1	1 -
657 // SQDMLAL2 v by_element_{by_element_Scalar 0 1 0 1 1 1	1 -
658 // SQDMLSL v by_element_{by_element_Scalar 0 1 0 1 1 1	1 -
659 // SQDMLSL2 v by_element_{by_element_Scalar 0 1 0 1 1 1	1 -
660 // SQDMULL v by_element_{by_element_Scalar 0 1 0 1 1 1	1 -
661 // SQDMULL2 v by_element_{by_element_Scalar 0 1 0 1 1 1 1	1 -
662 // SQDMULH v by_element_{by_element_Scalar 0 1 0 1 1 1	1 -
663 // SQRDMULH v by_element_{by_element_Scalar 0 1 0 1 1 1	1 -
664 // FMLA v by_element_{by_element_Scalar 0 1 0 1 1 1	1 1
665 // FMLS v by_element_{by_element_Scalar 0 1 0 1 1 1	1 1
666 // FMUL v by_element_{by_element_Scalar 0 1 0 1 1 1	1 1
667 // FMULX v by_element_{by_element_Scalar 0 1 1 1 1 1	1 1
668 // AdvSIMD scalar shift by imme 0 1 U 1 1 1 1	1 0
669 // SSHR v Scalar Scalar immh != 000 0 1 0 1 1 1 1	1 0
670 // SSRA v Scalar Scalar immh != 000 0 1 0 1 1 1	1 0
671 // SRSHR v Scalar Scalar immh != 000 0 1 0 1 1 1	1 0
672 // SRSRA v Scalar Scalar immh != 000 0 1 0 1 1 1	1 0
673 // SHL v Scalar Scalar immh != 000 0 1 0 1 1 1	1 0
674 // SQSHL v immediate_Simmediate Scalar immh != 000 0 1 0 1 1 1	1 0
675 // SQSHRN v Scalar Scalar immh != 000 0 1 0 1 1 1	1 0
676 // SQSHRN2 v Scalar Scalar immh != 000 0 1 0 1 1 1	1 0
677 // SQRSHRN v Scalar Scalar immh != 000 0 1 0 1 1 1	1 0
678 // SQRSHRN2 v Scalar Scalar immh != 000 0 1 0 1 1 1	1 0
679 // SCVTF v vector_fixed_vector_fixed_Scalar immh!= 000 0 1 0 1 1 1	1 0
680 // FCVTZS v vector_fixed_vector_fixed_Scalar immh!= 000 0 1 0 1 1 1	1 0
681 // USHR v Scalar Scalar immh != 000 0 1 1 1 1 1 1	1 0
682 // USRA v Scalar Scalar immh != 000 0 1 1 1 1 1 1	1 0
683 // URSHR v Scalar Scalar immh != 000 0 1 1 1 1 1 1	1 0
684 // URSRA v Scalar Scalar immh != 000 0 1 1 1 1 1 1	1 0
685 // SRI v Scalar Scalar immh != 000 0 1 1 1 1 1 1	1 0

1	in_use	Opcode	prepend	appendage Specific	variant	comment	31	30	29	28	27	26	25	24	23
686	<i>II</i>	SLI	٧	Scalar	Scalar	immh != 000	0	1	1	1	1	1	1	1	0
687	<i>II</i>	SQSHLU	٧	Scalar	Scalar	immh != 000	0	1	1	1	1	1	1	1	0
688	<i>II</i>	UQSHL	٧	immediate_S immediate	Scalar	immh != 000	0	1	1	1	1	1	1	1	0
689	<i>II</i>	SQSHRUN	٧	Scalar	Scalar	immh != 000	0	1	1	1	1	1	1	1	0
690	<i>II</i>	SQSHRUN2	٧	Scalar	Scalar	immh != 000	0	1	1	1	1	1	1	1	0
691	<i>II</i>	SQRSHRUN	٧	Scalar	Scalar	immh != 000	0	1	1	1	1	1	1	1	0
692	<i>II</i>	SQRSHRUN2	٧	Scalar	Scalar	immh != 000	0	1	1	1	1	1	1	1	0
693	<i>II</i>	UQSHRN	٧	Scalar	Scalar	immh != 000	0	1	1	1	1	1	1	1	0
694	<i>II</i>	UQRSHRN	٧	Scalar	Scalar	immh != 000	0	1	1	1	1	1	1	1	0
695	<i>II</i>	UQRSHRN2	٧	Scalar	Scalar	immh != 000	0	1	1	1	1	1	1	1	0
696	<i>II</i>	UCVTF	٧	vector_fixed_ vector_fixed	Scalar	immh != 000	0	1	1	1	1	1	1	1	0
697	<i>II</i>	FCVTZU	٧	vector_fixed_ vector_fixed	Scalar	immh != 000	0	1	1	1	1	1	1	1	0
698	// C	rypto three-reg SHA					0	1	0	1	1	1	1	0	si
699	<i>II</i>	SHA1C					0	1	0	1	1	1	1	0	0
700	<i>II</i>	SHA1P					0	1	0	1	1	1	1	0	0
701	<i>II</i>	SHA1M					0	1	0	1	1	1	1	0	0
702	<i>II</i>	SHA1SU0					0	1	0	1	1	1	1	0	0
703	<i>II</i>	SHA256H					0	1	0	1	1	1	1	0	0
704	<i>II</i>	SHA256H2					0	1	0	1	1	1	1	0	0
705	<i>II</i>	SHA256SU1					0	1	0	1	1	1	1	0	0
706		rypto two-reg SHA					0	1	0	1	1	1	1	0	si
707	<i>II</i>	SHA1H					0	1	0	1	1	1	1	0	0
708	<i>II</i>	SHA1SU1					0	1	0	1	1	1	1	0	0
709	<i>II</i>	SHA256SU0					0	1	0	1	1	1	1	0	0
710	// C	rypto AES					0	1	0	0	1	1	1	0	si
711	<i>II</i>	AESE					0	1	0	0	1	1	1	0	0
712	<i>II</i>	AESD					0	1	0	0	1	1	1	0	0
713	<i>II</i>	AESMC					0	1	0	0	1	1	1	0	0
714	<i>II</i>	AESIMC					0	1	0	0	1	1	1	0	0
715	// A	dvSIMD three same					0	Q	U	0	1	1	1	0	si
716	<i>II</i>	SHADD					0	Q	0	0	1	1	1	0	-
717		SQADD	٧	Vector	Vector		0	Q	0	0	1	1	1	0	-
718	<i>II</i>	SRHADD					0	Q	0	0	1	1	1	0	-
719	//	SHSUB					0	Q	0	0	1	1	1	0	-

1	in_use	Opcode	prepend	appendage	Specific	variant	comment	31	30	29	28	27 :	26	25	24	23
720	<i>II</i>	SQSUB	V	Vector		Vector		0	Q	0	0	1	1	1	0	-
721	//	CMGT	V	register_Vect	register	Vector		0	Q	0	0	1	1	1	0	-
722	//	CMGE	V	register_Vect	register	Vector		0	Q	0	0	1	1	1	0	-
723	//	SSHL Vector						0	Q	0	0	1	1	1	0	-
724	//	SQSHL	V	register_Vect	register	Vector		0	Q	0	0	1	1	1	0	-
725	//	SRSHL	V	Vector		Vector		0	Q	0	0	1	1	1	0	-
726	//	SQRSHL	V	Vector		Vector		0	Q	0	0	1	1	1	0	-
727	//	SMAX						0	Q	0	0	1	1	1	0	-
728	//	SMIN						0	Q	0	0	1	1	1	0	-
729	//	SABD						0	Q	0	0	1	1	1	0	-
730	//	SABA						0	Q	0	0	1	1	1	0	-
731	//	ADD	V	vector_Vecto	vector	Vector		0	Q	0	0	1	1	1	0	-
732	<i>II</i>	CMTST	V	Vector		Vector		0	Q	0	0	1	1	1	0	-
733	<i>II</i>	MLA		vector	vector			0	Q	0	0	1	1	1	0	-
734	<i>II</i>	MUL		vector	vector			0	Q	0	0	1	1	1	0	-
735	<i>II</i>	SMAXP						0	Q	0	0	1	1	1	0	-
736	<i>II</i>	SMINP						0	Q	0	0	1	1	1	0	-
737	<i>II</i>	SQDMULH	V	vector_Vecto	vector	Vector		0	Q	0	0	1	1	1	0	-
738	<i>II</i>	ADDP		vector	vector			0	Q	0	0	1	1	1	0	-
739	<i>II</i>	FMAXNM		vector	vector			0	Q	0	0	1	1	1	0	0
740	<i>II</i>	FMLA		vector	vector			0	Q	0	0	1	1	1	0	0
741	<i>II</i>	FADD		vector	vector			0	Q	0	0	1	1	1	0	0
742	<i>II</i>	FMULX	V	Vector		Vector		0	Q	0	0	1	1	1	0	0
743		FCMEQ	V	register_Vect	register	Vector		0	Q	0	0	1	1	1	0	0
744	<i>II</i>	FMAX		vector	vector			0	Q	0	0	1	1	1	0	0
745	<i>II</i>	FRECPS	V	Vector		Vector		0	Q	0	0	1	1	1	0	0
746	<i>II</i>	AND		vector	vector			0	Q	0	0	1	1	1	0	0
747	<i>II</i>	BIC		vector_registe	vector_regis			0	Q	0	0	1	1	1	0	0
748	<i>II</i>	FMINNM		vector	vector			0	Q	0	0	1	1	1	0	1
749	<i>II</i>	FMLS		vector	vector			0	Q	0	0	1	1	1	0	1
750		FSUB		vector	vector			0	Q	0	0	1	1	1	0	1
751		FMIN		vector	vector			0	Q	0	0	1	1	1	0	1
752		FRSQRTS	V	Vector		Vector		0	Q	0	0	1	1	1	0	1
753	<i>II</i>	ORR		vector_registe	vector_regis			0	Q	0	0	1	1	1	0	1

1	in_use	Opcode	prepend	appendage	Specific	variant	comment	31 :	30	29	28	27 :	26	25	24	23
754	<i>II</i>	ORN		vector	vector			0	Q	0	0	1	1	1	0	1
755	<i>II</i>	UHADD						0	Q	1	0	1	1	1	0	-
756	<i>II</i>	UQADD	V	Vector		Vector		0	Q	1	0	1	1	1	0	-
757	<i>II</i>	URHADD						0	Q	1	0	1	1	1	0	-
758	<i>II</i>	UHSUB						0	Q	1	0	1	1	1	0	-
759	<i>II</i>	UQSUB	V	Vector		Vector		0	Q	1	0	1	1	1	0	-
760	<i>II</i>	CMHI	V	register_Vect	register	Vector		0	Q	1	0	1	1	1	0	-
761	<i>II</i>	CMHS	V	register_Vect	register	Vector		0	Q	1	0	1	1	1	0	-
762	<i>II</i>	USHL	V	Vector		Vector		0	Q	1	0	1	1	1	0	-
763	<i>II</i>	UQSHL	V	register_Vect	register	Vector		0	Q	1	0	1	1	1	0	-
764	<i>II</i>	URSHL	V	Vector		Vector		0	Q	1	0	1	1	1	0	-
765	<i>II</i>	UQRSHL	V	Vector		Vector		0	Q	1	0	1	1	1	0	-
766	<i>II</i>	UMAX						0	Q	1	0	1	1	1	0	-
767	<i>II</i>	UMIN						0	Q	1	0	1	1	1	0	-
768	<i>II</i>	UABD						0	Q	1	0	1	1	1	0	-
769	<i>II</i>	UABA						0	Q	1	0	1	1	1	0	-
770	<i>II</i>	SUB	V	vector_Vecto	vector	Vector		0	Q	1	0	1	1	1	0	-
771	<i>II</i>	CMEQ	V	register_Vect	register	Vector		0	Q	1	0	1	1	1	0	-
772	<i>II</i>	MLS		vector	vector			0	Q	1	0	1	1	1	0	-
773	<i>II</i>	PMUL						0	Q	1	0	1	1	1	0	-
774	<i>II</i>	UMAXP						0	Q	1	0	1	1	1	0	-
775	<i>II</i>	UMINP						0	Q	1	0	1	1	1	0	-
776	<i>II</i>	SQRDMULH	V	vector_Vecto	vector	Vector		0	Q	1	0	1	1	1	0	-
777	<i>II</i>	FMAXNMP		vector	vector			0	Q	1	0	1	1	1	0	0
778	<i>II</i>	FADDP		vector	vector			0	Q	1	0	1	1	1	0	0
779	<i>II</i>	FMUL		vector	vector			0	Q	1	0	1	1	1	0	0
780	<i>II</i>	FCMGE	V	register_Vect	register	Vector		0	Q	1	0	1	1	1	0	0
781	<i>II</i>	FACGE	V	Vector		Vector		0	Q	1	0	1	1	1	0	0
782	<i>II</i>	FMAXP		vector	vector			0	Q	1	0	1	1	1	0	0
783	<i>II</i>	FDIV		vector	vector			0	Q	1	0	1	1	1	0	0
784	<i>II</i>	EOR		vector	vector			0	Q	1	0	1	1	1	0	0
785	<i>II</i>	BSL						0	Q	1	0	1	1	1	0	0
786	<i>II</i>	FMINNMP		vector	vector			0	Q	1	0	1	1	1	0	1
787	<i>II</i>	FABD	V	Vector		Vector		0	Q	1	0	1	1	1	0	1

1	in_use	Opcode	prepend	append	dage	Specific	variant	comment	31	30	29	28	27	26	25	24	23
788	<i>II</i>	FCMGT	V	register_'	Vect	register	Vector		0	Q	1	0	1	1	1	0	1
789	<i>II</i>	FACGT	V	Vector			Vector		0	Q	1	0	1	1	1	0	1
790	<i>II</i>	FMINP		vector	,	vector			0	Q	1	0	1	1	1	0	1
791	<i>II</i>	BIT							0	Q	1	0	1	1	1	0	1
792	//	BIF							0	Q	1	0	1	1	1	0	1
793	// A	dvSIMD three different							0	Q	U	0	1	1	1	0	si
794	<i>II</i>	SADDL						writes to low	0	0	0	0	1	1	1	0	siz
795	<i>II</i>	SADDL2						writes to high	0	1	0	0	1	1	1	0	siz
796	<i>II</i>	SADDW						writes to low	0	0	0	0	1	1	1	0	siz
797	<i>II</i>	SADDW2						writes to high	0	1	0	0	1	1	1	0	siz
798	<i>II</i>	SSUBL						writes to low	0	0	0	0	1	1	1	0	siz
799		SSUBL2						writes to high	0	1	0	0	1	1	1	0	siz
800	<i>II</i>	SSUBW						writes to low	0	0	0	0	1	1	1	0	siz
801		SSUBW2						writes to high	0	1	0	0	1	1	1	0	siz
802	<i>II</i>	ADDHN						writes to low	0	0	0	0	1	1	1	0	siz
803	<i>II</i>	ADDHN2						writes to high	0	1	0	0	1	1	1	0	siz
804	<i>II</i>	SABAL						writes to low	0	0	0	0	1	1	1	0	siz
805	<i>II</i>	SABAL2						writes to high	0	1	0	0	1	1	1	0	siz
806	<i>II</i>	SUBHN						writes to low	0	0	0	0	1	1	1	0	siz
807	<i>II</i>	SUBHN2						writes to high	0	1	0	0	1	1	1	0	siz
808	<i>II</i>	SABDL						writes to low	0	0	0	0	1	1	1	0	siz
809		SABDL2						writes to high	0	1	0	0	1	1	1	0	siz
810		SMLAL		vector	,	vector		writes to low	0	0	0	0	1	1	1	0	siz
811		SMLAL2		vector	,	vector		writes to high	0	1	0	0	1	1	1	0	siz
812		SQDMLAL	V	vector_V	ecto	vector	Vector	writes to low	0	0	0	0	1	1	1	0	siz
813	<i>II</i>	SQDMLAL2	V	vector_V	ecto	vector	Vector	writes to high	0	1	0	0	1	1	1	0	siz
814	<i>II</i>	SMLSL		vector	,	vector		writes to low	0	0	0	0	1	1	1	0	siz
815	<i>II</i>	SMLSL2		vector	,	vector		writes to high	0	1	0	0	1	1	1	0	siz
816	<i>II</i>	SQDMLSL	V	vector_V	ecto	vector	Vector	writes to low	0	0	0	0	1	1	1	0	siz
817	<i>II</i>	SQDMLSL2	V	vector_V	ecto	vector	Vector	writes to high	0	1	0	0	1	1	1	0	siz
818	<i>II</i>	SMULL		vector	,	vector		writes to low	0	0	0	0	1	1	1	0	siz
819	<i>II</i>	SMULL2		vector	,	vector		writes to high	0	1	0	0	1	1	1	0	siz
820		SQDMULL	V	vector_V	ecto	vector	Vector	writes to low	0	0	0	0	1	1	1	0	siz
821	//	SQDMULL2	V	vector_V	ecto	vector	Vector	writes to high	0	1	0	0	1	1	1	0	Siz

1	in_use	Opcode	prepend	appendag	Specific	variant	comment	31	30	29	28	27	26	25	24	23
822	<i>II</i>	PMULL					writes to low	0	0	0	0	1	1	1	0	siz
823	<i>II</i>	PMULL2					writes to high	0	1	0	0	1	1	1	0	Siz
824	<i>II</i>	UADDL					writes to low	0	0	1	0	1	1	1	0	Siz
825	<i>II</i>	UADDL2					writes to high	0	1	1	0	1	1	1	0	Siz
826	<i>II</i>	UADDW					writes to low	0	0	1	0	1	1	1	0	siz
827	<i>II</i>	UADDW2					writes to high	0	1	1	0	1	1	1	0	siz
828	<i>II</i>	USUBL					writes to low	0	0	1	0	1	1	1	0	siz
829	<i>II</i>	USUBL2					writes to high	0	1	1	0	1	1	1	0	siz
830	<i>II</i>	USUBW					writes to low	0	0	1	0	1	1	1	0	siz
831	<i>II</i>	USUBW2					writes to high	0	1	1	0	1	1	1	0	siz
832	<i>II</i>	RADDHN					writes to low	0	0	1	0	1	1	1	0	siz
833		RADDHN2					writes to high	0	1	1	0	1	1	1	0	siz
834		UABAL					writes to low	0	0	1	0	1	1	1	0	siz
835		UABAL2					writes to high	0	1	1	0	1	1	1	0	siz
836	II .	RSUBHN					writes to low	0	0	1	0	1	1	1	0	siz
837	II .	RSUBHN2					writes to high	0	1	1	0	1	1	1	0	siz
838		UABDL					writes to low	0	0	1	0	1	1	1	0	siz
839		UABDL2					writes to high	0	1	1	0	1	1	1	0	siz
840		UMLAL		vector	vector		writes to low	0	0	1	0	1	1	1	0	siz
841		UMLAL2		vector	vector		writes to high	0	1	1	0	1	1	1	0	siz
842		UMLSL		vector	vector		writes to low	0	0	1	0	1	1	1	0	siz
843		UMLSL2		vector	vector		writes to high	0	1	1	0	1	1	1	0	Siz
844		UMULL		vector	vector		writes to low	0	0	1	0	1	1	1	0	Siz
845		UMULL2		vector	vector		writes to high	0	1	1	0	1	1	1	0	Siz
846		dvSIMD two-reg misc						0	Q	U	0	1	1	1	0	si
847		REV64						0	Q	0	0	1	1	1	0	-
848		REV16		vector	vector			0	Q	0	0	1	1	1	0	-
849		SADDLP						0	Q	0	0	1	1	1	0	-
850		SUQADD	V	Vector		Vector		0	Q	0	0	1	1	1	0	-
851		CLS		vector	vector			0	Q	0	0	1	1	1	0	-
852		CNT						0	Q	0	0	1	1	1	0	-
853		SADALP						0	Q	0	0	1	1	1	0	-
854		SQABS	V	Vector		Vector		0	Q	0	0	1	1	1	0	-
855	<i>II</i>	CMGT	V	zero_Vector	zero	Vector		0	Q	0	0	1	1	1	0	-

1	in_use	Opcode	prepend	appendage	Specific	variant	comment	31	30	29	28	27 :	26	25	24	23
856	<i>II</i>	CMEQ	V	zero_Vector	zero	Vector		0	Q	0	0	1	1	1	0	-
857	<i>II</i>	CMLT	V	zero_Vector	zero	Vector		0	Q	0	0	1	1	1	0	-
858	<i>II</i>	ABS	V	Vector		Vector		0	Q	0	0	1	1	1	0	-
859	<i>II</i>	XTN						0	Q	0	0	1	1	1	0	-
860	<i>II</i>	XTN2						0	Q	0	0	1	1	1	0	-
861	<i>II</i>	SQXTN	V	Vector		Vector		0	Q	0	0	1	1	1	0	-
862	<i>II</i>	SQXTN2	V	Vector		Vector		0	Q	0	0	1	1	1	0	-
863	<i>II</i>	FCVTN						0	Q	0	0	1	1	1	0	0
864	<i>II</i>	FCVTN2						0	Q	0	0	1	1	1	0	0
865	<i>II</i>	FCVTL						0	Q	0	0	1	1	1	0	0
866	<i>II</i>	FCVTL2						0	Q	0	0	1	1	1	0	0
867	<i>II</i>	FRINTN		vector	vector			0	Q	0	0	1	1	1	0	0
868	<i>II</i>	FRINTM		vector	vector			0	Q	0	0	1	1	1	0	0
869	<i>II</i>	FCVTNS	V	vector_Vecto	vector	Vector		0	Q	0	0	1	1	1	0	0
870	<i>II</i>	FCVTMS	V	vector_Vecto	vector	Vector		0	Q	0	0	1	1	1	0	0
871	<i>II</i>	FCVTAS	V	vector_Vecto	vector	Vector		0	Q	0	0	1	1	1	0	0
872	<i>II</i>	SCVTF	V	vector_intege	vector_integ	Vector		0	Q	0	0	1	1	1	0	0
873	<i>II</i>	FCMGT	V	zero_Vector	zero	Vector		0	Q	0	0	1	1	1	0	1
874	<i>II</i>	FCMEQ	V	zero_Vector	zero	Vector		0	Q	0	0	1	1	1	0	1
875	<i>II</i>	FCMLT	V	zero_Vector	zero	Vector		0	Q	0	0	1	1	1	0	1
876	<i>II</i>	FABS		vector	vector			0	Q	0	0	1	1	1	0	1
877	<i>II</i>	FRINTP		vector	vector			0	Q	0	0	1	1	1	0	1
878	<i>II</i>	FRINTZ		vector	vector			0	Q	0	0	1	1	1	0	1
879	<i>II</i>	FCVTPS	V	vector_Vecto	vector	Vector		0	Q	0	0	1	1	1	0	1
880		FCVTZS	V	vector_intege	vector_integ	Vector		0	Q	0	0	1	1	1	0	1
881		URECPE						0	Q	0	0	1	1	1	0	1
882	<i>II</i>	FRECPE	V	Vector		Vector		0	Q	0	0	1	1	1	0	1
883	<i>II</i>	REV32		vector	vector			0	Q	1	0	1	1	1	0	-
884	<i>II</i>	UADDLP						0	Q	1	0	1	1	1	0	-
885	<i>II</i>	USQADD	V	Vector		Vector		0	Q	1	0	1	1	1	0	-
886	<i>II</i>	CLZ		vector	vector			0	Q	1	0	1	1	1	0	-
887	<i>II</i>	UADALP						0	Q	1	0	1	1	1	0	-
888	<i>II</i>	SQNEG	V	Vector		Vector		0	Q	1	0	1	1	1	0	-
889	//	CMGE	V	zero_Vector	zero	Vector		0	Q	1	0	1	1	1	0	-

1	in_use	Opcode	prepend	appendage	Specific	variant	comment	31	30	29	28	27	26	25	24	23
890		CMLE	٧	zero_Vector	zero	Vector		0	Q	1	0	1	1	1	0	-
891	//	NEG	٧	vector_Vecto	vector	Vector		0	Q	1	0	1	1	1	0	-
892	//	SQXTUN	٧	Vector		Vector		0	Q	1	0	1	1	1	0	-
893	//	SQXTUN2	٧	Vector		Vector		0	Q	1	0	1	1	1	0	-
894	//	SHLL						0	Q	1	0	1	1	1	0	-
895	<i>II</i>	SHLL2						0	Q	1	0	1	1	1	0	-
896	<i>II</i>	UQXTN	٧	Vector		Vector		0	Q	1	0	1	1	1	0	-
897	<i>II</i>	UQXTN2	٧	Vector		Vector		0	Q	1	0	1	1	1	0	-
898	<i>II</i>	FCVTXN	V	Vector		Vector		0	Q	1	0	1	1	1	0	0
899	<i>II</i>	FCVTXN2	V	Vector		Vector		0	Q	1	0	1	1	1	0	0
900	<i>II</i>	FRINTA		vector	vector			0	Q	1	0	1	1	1	0	0
901	<i>II</i>	FRINTX		vector	vector			0	Q	1	0	1	1	1	0	0
902	<i>II</i>	FCVTNU	٧	vector_Vecto	vector	Vector		0	Q	1	0	1	1	1	0	0
903	<i>II</i>	FCVTMU	٧	vector_Vecto	vector	Vector		0	Q	1	0	1	1	1	0	0
904	<i>II</i>	FCVTAU	٧	vector_Vecto	vector	Vector		0	Q	1	0	1	1	1	0	0
905	<i>II</i>	UCVTF	V	vector_intege	e vector_integ	Vector		0	Q	1	0	1	1	1	0	0
906	<i>II</i>	NOT						0	Q	1	0	1	1	1	0	0
907	<i>II</i>	RBIT		vector	vector			0	Q	1	0	1	1	1	0	0
908	<i>II</i>	FCMGE	٧	zero_Vector	zero	Vector		0	Q	1	0	1	1	1	0	1
909	<i>II</i>	FCMLE	٧	zero_Vector	zero	Vector		0	Q	1	0	1	1	1	0	1
910	<i>II</i>	FNEG		vector	vector			0	Q	1	0	1	1	1	0	1
911	<i>II</i>	FRINTI		vector	vector			0	Q	1	0	1	1	1	0	1
912	<i>II</i>	FCVTPU	٧	vector_Vecto	vector	Vector		0	Q	1	0	1	1	1	0	1
913	<i>II</i>	FCVTZU	٧	vector_intege	e vector_integ	Vector		0	Q	1	0	1	1	1	0	1
914	<i>II</i>	URSQRTE						0	Q	1	0	1	1	1	0	1
915	<i>II</i>	FRSQRTE	٧	Vector		Vector		0	Q	1	0	1	1	1	0	1
916	<i>II</i>	FSQRT		vector	vector			0	Q	1	0	1	1	1	0	1
917	// A	dvSIMD across lanes						0	Q	U	0	1	1	1	0	si
918	<i>II</i>	SADDLV						0	Q	0	0	1	1	1	0	-
919	<i>II</i>	SMAXV						0	Q	0	0	1	1	1	0	-
920	<i>II</i>	SMINV						0	Q	0	0	1	1	1	0	-
921		ADDV						0	Q	0	0	1	1	1	0	-
922	<i>II</i>	UADDLV						0	Q	1	0	1	1	1	0	-
923	<i>II</i>	UMAXV						0	Q	1	0	1	1	1	0	-

1	in_use	Opcode	prepend	appendag	Specific	variant	comment	31	30	29	28	27	26	25	24	23
924	<i>II</i>	UMINV						0	Q	1	0	1	1	1	0	-
925	<i>II</i>	FMAXNMV						0	Q	1	0	1	1	1	0	0
926	<i>II</i>	FMAXV						0	Q	1	0	1	1	1	0	0
927	<i>II</i>	FMINNMV						0	Q	1	0	1	1	1	0	1
928	<i>II</i>	FMINV						0	Q	1	0	1	1	1	0	1
929	// A	AdvSIMD copy						0	Q	ор	0	1	1	1	0	0
930	<i>II</i>	DUP	V	element_Ved	element	Vector		0	-	0	0	1	1	1	0	0
931	<i>II</i>	DUP		general	general			0	-	0	0	1	1	1	0	0
932	<i>II</i>	SMOV	V	32_bit		32_bit		0	0	0	0	1	1	1	0	0
933	<i>II</i>	UMOV	V	32_bit		32_bit		0	0	0	0	1	1	1	0	0
934	<i>II</i>	INS		general	general			0	1	0	0	1	1	1	0	0
935	<i>II</i>	SMOV	V	64_bit		64_bit		0	1	0	0	1	1	1	0	0
936	<i>II</i>	UMOV	V	64_bit		64_bit		0	1	0	0	1	1	1	0	0
937	//	INS		element	element			0	1	1	0	1	1	1	0	0
938	// A	AdvSIMD vector x indexed el	E					0	Q	U	0	1	1	1	1	si
939	<i>II</i>	SMLAL		by_element	by_element			0	Q	0	0	1	1	1	1	-
940	<i>II</i>	SMLAL2		by_element	by_element			0	Q	0	0	1	1	1	1	-
941	<i>II</i>	SQDMLAL	V	by_element_	by_element	Vector		0	Q	0	0	1	1	1	1	-
942	<i>II</i>	SQDMLAL2	V	by_element_	by_element	Vector		0	Q	0	0	1	1	1	1	-
943	<i>II</i>	SMLSL		by_element	by_element			0	Q	0	0	1	1	1	1	-
944	<i>II</i>	SMLSL2		by_element	by_element			0	Q	0	0	1	1	1	1	-
945	<i>II</i>	SQDMLSL	V	by_element_	\ by_element	Vector		0	Q	0	0	1	1	1	1	-
946	<i>II</i>	SQDMLSL2	V	by_element_	\ by_element	Vector		0	Q	0	0	1	1	1	1	-
947	<i>II</i>	MUL		by_element	by_element			0	Q	0	0	1	1	1	1	-
948	<i>II</i>	SMULL		by_element	by_element			0	Q	0	0	1	1	1	1	-
949	<i>II</i>	SMULL2		by_element	by_element			0	Q	0	0	1	1	1	1	-
950	<i>II</i>	SQDMULL	V	by_element_	\by_element	Vector		0	Q	0	0	1	1	1	1	-
951	<i>II</i>	SQDMULL2	V	by_element_	\by_element	Vector		0	Q	0	0	1	1	1	1	-
952	<i>II</i>	SQDMULH	V	by_element_	\by_element	Vector		0	Q	0	0	1	1	1	1	-
953	<i>II</i>	SQRDMULH	V	by_element_	\by_element	Vector		0	Q	0	0	1	1	1	1	-
954	<i>II</i>	FMLA	V	by_element_	\by_element	Vector		0	Q	0	0	1	1	1	1	1
955	<i>II</i>	FMLS	V	by_element_	\by_element	Vector		0	Q	0	0	1	1	1	1	1
956	<i>II</i>	FMUL	V	by_element_	\by_element	Vector		0	Q	0	0	1	1	1	1	1
957	<i>II</i>	MLA		by_element	by_element			0	Q	1	0	1	1	1	1	-

1	in_use	Opcode	prepend	appendage Specific	variant	comment	31	30	29	28	27	26	25	24	23
958	<i>II</i>	UMLAL		by_element by_element			0	Q	1	0	1	1	1	1	-
959	<i>II</i>	UMLAL2		by_element by_element			0	Q	1	0	1	1	1	1	-
960	<i>II</i>	MLS		by_element by_element			0	Q	1	0	1	1	1	1	-
961	<i>II</i>	UMLSL		by_element by_element			0	Q	1	0	1	1	1	1	-
962	<i>II</i>	UMLSL2		by_element by_element			0	Q	1	0	1	1	1	1	-
963	<i>II</i>	UMULL		by_element by_element			0	Q	1	0	1	1	1	1	-
964	<i>II</i>	UMULL2		by_element by_element			0	Q	1	0	1	1	1	1	-
965	<i>II</i>	FMULX	٧	by_element_\ by_element	Vector		0	Q	1	0	1	1	1	1	1
966	// Ac	dvSIMD modified immediate					0	Q	ор	0	1	1	1	1	0
967	<i>II</i>	MOVI	٧	32_bit_shifted	32_bit_shifted		0	-	0	0	1	1	1	1	0
968	<i>II</i>	ORR	٧	vector_immer vector_immer	: 32_bit		0	-	0	0	1	1	1	1	0
969	<i>II</i>	MOVI	V	16_bit_shifted	16_bit_shifted		0	-	0	0	1	1	1	1	0
970	<i>II</i>	ORR	V	vector_immer vector_immer	: 16_bit		0	-	0	0	1	1	1	1	0
971	<i>II</i>	MOVI	V	32_bit_shiftin	32_bit_shifting		0	-	0	0	1	1	1	1	0
972	<i>II</i>	MOVI	V	8_bit	8_bit		0	-	0	0	1	1	1	1	0
973	<i>II</i>	FMOV	V	vector_immer vector_immer	Single_precisi		0	-	0	0	1	1	1	1	0
974	<i>II</i>	MVNI	V	32_bit_shifted	32_bit_shifted		0	-	1	0	1	1	1	1	0
975	<i>II</i>	BIC	V	vector_immer vector_immer	32_bit		0	-	1	0	1	1	1	1	0
976	<i>II</i>	MVNI	V	16_bit_shifted	16_bit_shifted		0	-	1	0	1	1	1	1	0
977	<i>II</i>	BIC	V	vector_immer vector_immer	: 16_bit		0	-	1	0	1	1	1	1	0
978	<i>II</i>	MVNI	V	32_bit_shiftin	32_bit_shifting		0	-	1	0	1	1	1	1	0
979	<i>II</i>	MOVI	V	64_bit_scalar	64_bit_scalar		0	0	1	0	1	1	1	1	0
980	<i>II</i>	MOVI	V	64_bit_vector	64_bit_vector		0	1	1	0	1	1	1	1	0
981	<i>II</i>	FMOV	V	vector_immer vector_immer	Double_precis		0	1	1	0	1	1	1	1	0
982	// Ac	dvSIMD shift by immediate					0	Q	U	0	1	1	1	1	0
983	<i>II</i>	SSHR	V	Vector	Vector		0	Q	0	0	1	1	1	1	0
984	<i>II</i>	SSRA	V	Vector	Vector		0	Q	0	0	1	1	1	1	0
985	<i>II</i>	SRSHR	V	Vector	Vector		0	Q	0	0	1	1	1	1	0
986	<i>II</i>	SRSRA	V	Vector	Vector		0	Q	0	0	1	1	1	1	0
987	<i>II</i>	SHL	V	Vector	Vector		0	Q	0	0	1	1	1	1	0
988	<i>II</i>	SQSHL	V	immediate_V immediate	Vector		0	Q	0	0	1	1	1	1	0
989	<i>II</i>	SHRN					0	Q	0	0	1	1	1	1	0
990	<i>II</i>	SHRN2					0	Q	0	0	1	1	1	1	0
991	<i>II</i>	RSHRN					0	Q	0	0	1	1	1	1	0

	1	in_use	Opcode	prepend	appendage Specific	variant	comment	31	30	29	28	27	26	25	24	23
	992		RSHRN2					0	Q	0	0	1	1	1	1	0
	993		SQSHRN	V	Vector	Vector		0	Q	0	0	1	1	1	1	0
	994		SQSHRN2	V	Vector	Vector		0	Q	0	0	1	1	1	1	0
	995		SQRSHRN	V	Vector	Vector		0	Q	0	0	1	1	1	1	0
	996	II .	SQRSHRN2	V	Vector	Vector		0	Q	0	0	1	1	1	1	0
	997	II .	SSHLL					0	Q	0	0	1	1	1	1	0
1	998	II .	SSHLL2					0	Q	0	0	1	1	1	1	0
1	999	II .	SCVTF	V	vector_fixed_ vector_fixed	Vector		0	Q	0	0	1	1	1	1	0
	1000	II .	FCVTZS	V	vector_fixed_ vector_fixed	Vector		0	Q	0	0	1	1	1	1	0
	1001	II .	USHR	V	Vector	Vector		0	Q	1	0	1	1	1	1	0
	1002	II .	USRA	V	Vector	Vector		0	Q	1	0	1	1	1	1	0
	1003	<i>II</i>	URSHR	V	Vector	Vector		0	Q	1	0	1	1	1	1	0
	1004	<i>II</i>	URSRA	V	Vector	Vector		0	Q	1	0	1	1	1	1	0
	1005	<i>II</i>	SRI	V	Vector	Vector		0	Q	1	0	1	1	1	1	0
	100€	<i>II</i>	SLI	V	Vector	Vector		0	Q	1	0	1	1	1	1	0
	1007	<i>II</i>	SQSHLU	V	Vector	Vector		0	Q	1	0	1	1	1	1	0
	1008	<i>II</i>	UQSHL	V	immediate_V immediate	Vector		0	Q	1	0	1	1	1	1	0
	1009	<i>II</i>	SQSHRUN	V	Vector	Vector		0	Q	1	0	1	1	1	1	0
	101(<i>II</i>	SQSHRUN2	V	Vector	Vector		0	Q	1	0	1	1	1	1	0
	1011	<i>II</i>	SQRSHRUN	V	Vector	Vector		0	Q	1	0	1	1	1	1	0
	1012	<i>II</i>	SQRSHRUN2	V	Vector	Vector		0	Q	1	0	1	1	1	1	0
	1013	<i>II</i>	UQSHRN	V	Vector	Vector		0	Q	1	0	1	1	1	1	0
	1014	<i>II</i>	UQRSHRN	V	Vector	Vector		0	Q	1	0	1	1	1	1	0
	1015	<i>II</i>	UQRSHRN2	V	Vector	Vector		0	Q	1	0	1	1	1	1	0
	1016	<i>II</i>	USHLL					0	Q	1	0	1	1	1	1	0
	1017	<i>II</i>	USHLL2					0	Q	1	0	1	1	1	1	0
	1018	<i>II</i>	UCVTF	V	vector_fixed_ vector_fixed	Vector		0	Q	1	0	1	1	1	1	0
	1019	<i>II</i>	FCVTZU	V	vector_fixed_ vector_fixed	Vector		0	Q	1	0	1	1	1	1	0
	1020	// Ad	vSIMD TBL/TBX					0	Q	0	0	1	1	1	0	oŗ
	1021	<i>II</i>	TBL	V	Single_registe	Single_registe		0	Q	0	0	1	1	1	0	0
	1022	<i>II</i>	TBX	V	Single_registe	Single_registe		0	Q	0	0	1	1	1	0	0
	1023	<i>II</i>	TBL	V	Two_register_	Two_register_		0	Q	0	0	1	1	1	0	0
	1024	<i>II</i>	TBX	V	Two_register_	Two_register_		0	Q	0	0	1	1	1	0	0
	1025	<i>II</i>	TBL	V	Three_regist∈	Three_registe		0	Q	0	0	1	1	1	0	0

1 in_	_use	Opcode	prepend	appendage Specific	variant	comment	31	30	29	28	27	26	25	24	23
1026 //		TBX	V	Three_registe	Three_registe		0	Q	0	0	1	1	1	0	0
1027 //		TBL	V	Four_register	Four_register_		0	Q	0	0	1	1	1	0	0
1028 //		TBX	V	Four_register	Four_register_		0	Q	0	0	1	1	1	0	0
1029	Ad	vSIMD ZIP/UZP/TRN					0	Q	0	0	1	1	1	0	si
103(//		UZP1					0	Q	0	0	1	1	1	0	siz
1031 //		TRN1					0	Q	0	0	1	1	1	0	siz
1032 //		ZIP1					0	Q	0	0	1	1	1	0	Siz
1033 //		UZP2					0	Q	0	0	1	1	1	0	siz
1034 //		TRN2					0	Q	0	0	1	1	1	0	siz
1035 //		ZIP2					0	Q	0	0	1	1	1	0	siz
1036 //	Ad	vSIMD EXT					0	Q	1	0	1	1	1	0	oţ
1037 //		EXT					0	Q	1	0	1	1	1	0	0
1038 //	Load	ls and stores									1		0		
1039	Ad	vSIMD load/store multiple s					0	Q	0	0	1	1	0	0	0
104(//		ST4	V	multiple_struc multiple_stru	. No_offset		0	Q	0	0	1	1	0	0	0
1041 //		ST1	V	multiple_struc multiple_stru	Four_registers		0	Q	0	0	1	1	0	0	0
1042 //		ST3	V	multiple_struc multiple_stru	. No_offset		0	Q	0	0	1	1	0	0	0
1043 🖊		ST1	V	multiple_struc multiple_stru	.Three_registe		0	Q	0	0	1	1	0	0	0
1044 //		ST1	V	multiple_struc multiple_stru	One_register		0	Q	0	0	1	1	0	0	0
1045 //		ST2	V	multiple_struc multiple_stru	. No_offset		0	Q	0	0	1	1	0	0	0
1046 //		ST1	V	multiple_struc multiple_stru	. Two_registers		0	Q	0	0	1	1	0	0	0
1047 //		LD4	V	multiple_struc multiple_stru	. No_offset		0	Q	0	0	1	1	0	0	0
1048 //		LD1	V	multiple_struc multiple_stru	. Four_registers		0	Q	0	0	1	1	0	0	0
1048 //		LD3	V	multiple_struc multiple_stru	. No_offset		0	Q	0	0	1	1	0	0	0
105(//		LD1	V	multiple_struc multiple_stru	.Three_registe		0	Q	0	0	1	1	0	0	0
1051 //		LD1	V	multiple_struc multiple_stru	One_register		0	Q	0	0	1	1	0	0	0
1052 //		LD2	V	multiple_struc multiple_stru	. No_offset		0	Q	0	0	1	1	0	0	0
1053 //		LD1	V	multiple_struc multiple_stru	. Two_registers		0	Q	0	0	1	1	0	0	0
1054 //	Ad	vSIMD load/store multiple s					0	Q	0	0	1	1	0	0	1
105ŧ //		ST4	V	multiple_struc multiple_stru	. Register_offse	Rm != 11111	0	Q	0	0	1	1	0	0	1
1056 //		ST1	V	multiple_struc multiple_stru			0	Q	0	0	1	1	0	0	1
1057 //		ST3	V	multiple_struc multiple_stru			0	Q	0	0	1	1	0	0	1
1058 //		ST1	V	multiple_struc multiple_stru			0	Q	0	0	1	1	0	0	1
1059 //		ST1	V	multiple_struc multiple_stru	. One_register_	Rm != 11111	0	Q	0	0	1	1	0	0	1

1 in_use	Opcode	prepend	appendage	Specific	variant	comment	31	30	29	28 2	27	26	25	24	23
106(//	ST2	٧	multiple_struc	multiple_stru	Register_offse	Rm != 11111	0	Q	0	0	1	1	0	0	1
1061 //	ST1	٧	multiple_struc	multiple_stru	Two_registers	Rm != 11111	0	Q	0	0	1	1	0	0	1
1062 //	ST4	٧	multiple_struc	multiple_stru	Immediate_of		0	Q	0	0	1	1	0	0	1
1063 //	ST1	٧	multiple_struc	multiple_stru	Four_register:		0	Q	0	0	1	1	0	0	1
1064 //	ST3	٧	multiple_struc	multiple_stru	Immediate_of		0	Q	0	0	1	1	0	0	1
1065 //	ST1	٧	multiple_struc	multiple_stru	Three_registe		0	Q	0	0	1	1	0	0	1
106€ //	ST1	٧	multiple_struc	multiple_stru	One_register_		0	Q	0	0	1	1	0	0	1
1067 //	ST2	٧	multiple_struc	multiple_stru	Immediate_of		0	Q	0	0	1	1	0	0	1
1068 //	ST1	٧	multiple_struc	multiple_stru	Two_registers		0	Q	0	0	1	1	0	0	1
1069 //	LD4	٧	multiple_struc	multiple_stru	Register_offse	Rm != 11111	0	Q	0	0	1	1	0	0	1
107(//	LD1	٧	multiple_struc	multiple_stru	Four_register:	Rm != 11111	0	Q	0	0	1	1	0	0	1
1071 //	LD3	٧	multiple_struc	multiple_stru	Register_offse	Rm != 11111	0	Q	0	0	1	1	0	0	1
1072 //	LD1	٧	multiple_struc	multiple_stru	Three_registe	Rm != 11111	0	Q	0	0	1	1	0	0	1
1073 //	LD1	٧	multiple_struc	multiple_stru	One_register_	Rm != 11111	0	Q	0	0	1	1	0	0	1
1074 //	LD2	٧	multiple_struc	multiple_stru	Register_offse	Rm != 11111	0	Q	0	0	1	1	0	0	1
107ŧ //	LD1	٧	multiple_struc	multiple_stru	Two_registers	Rm != 11111	0	Q	0	0	1	1	0	0	1
1076 //	LD4	٧	multiple_struc	multiple_stru	Immediate_of		0	Q	0	0	1	1	0	0	1
1077 //	LD1	٧	multiple_struc	multiple_stru	Four_register:		0	Q	0	0	1	1	0	0	1
1078 //	LD3	V	multiple_struc	multiple_stru	Immediate_of		0	Q	0	0	1	1	0	0	1
107§ //	LD1	٧			Three_registe		0	Q	0	0	1	1	0	0	1
108(//	LD1	٧	multiple_struc	multiple_stru	One_register_		0	Q	0	0	1	1	0	0	1
1081 //	LD2	٧	multiple_struc	multiple_stru	Immediate_of		0	Q	0	0	1	1	0	0	1
1082 //	LD1	٧	multiple_struc	multiple_stru	Two_registers		0	Q	0	0	1	1	0	0	1
	dvSIMD load/store single st	ľ					0	Q	0	0	1	1	0	1	0
1084	ST1	٧	single_structu				0	Q	0	0	1	1	0	1	0
108ŧ //	ST3	٧	single_structu				0	Q	0	0	1	1	0	1	0
1086 //	ST1	٧	single_structu	single_struc	16_bit		0	Q	0	0	1	1	0	1	0
1087 //	ST3	V	single_structu				0	Q	0	0	1	1	0	1	0
1088 //	ST1	٧	single_structu	single_struc	32_bit		0	Q	0	0	1	1	0	1	0
1089 //	ST1	V	single_structu	single_struc	64_bit		0	Q	0	0	1	1	0	1	0
1090 //	ST3	V	single_structu		_		0	Q	0	0	1	1	0	1	0
1091 //	ST3	V	single_structu				0	Q	0	0	1	1	0	1	0
1092 //	ST2	V	single_structu	single_struc	8_bit		0	Q	0	0	1	1	0	1	0
1093 //	ST4	V	single_structu	single_struc	8_bit		0	Q	0	0	1	1	0	1	0

1 i	in_use	Opcode	prepend	appendage Specific	variant coi	mment:	31 :	30 2	9 2	8 2	7 2	26 2	25	24	23
1094	<i> </i>	ST2	V	single_struct.single_struc	16_bit		0	Q () (1		1	0	1	0
1095	<i> </i>	ST4	V	single_structc single_struc	16_bit		0	Q () (1		1	0	1	0
1096	<i> </i>	ST2	V	single_struct.single_struc	32_bit		0	Q () () 1		1	0	1	0
1097	<i> </i>	ST2	V	single_structc single_struc	64_bit		0	Q () (1		1	0	1	0
1098	<i> </i>	ST4	V	single_structc single_struc	32_bit		0	Q () (1		1	0	1	0
1099	<i> </i>	ST4	V	single_struct.single_struc	64_bit		0	Q () () 1		1	0	1	0
1100	<i> </i>	LD1	V	single_struct.single_struc	8_bit		0	Q () () 1		1	0	1	0
1101	<i> </i>	LD3	V	single_struct.single_struc	8_bit		0	Q () () 1		1	0	1	0
1102	<i> </i>	LD1	V	single_structc single_struc	16_bit		0	Q () (1		1	0	1	0
1103	<i> </i>	LD3	V	single_struct.single_struc	16_bit		0	Q () () 1		1	0	1	0
1104 <i>l</i>	<i> </i>	LD1	V	single_struct.single_struc	32_bit		0	Q () () 1		1	0	1	0
1105		LD1	V	single_struct.single_struc	64_bit		0	Q () () 1		1	0	1	0
1106	<i> </i>	LD3	V	single_struct.single_struc	32_bit		0	Q () () 1		1	0	1	0
1107	<i> </i>	LD3	V	single_struct.single_struc	64_bit		0	Q () () 1		1	0	1	0
1108	<i> </i>	LD1R	V	No_offset	No_offset		0	Q () () 1		1	0	1	0
1109	<i> </i>	LD3R	V	No_offset	No_offset		0	Q () () 1		1	0	1	0
111(<i> </i>	LD2	V	single_struct.single_struc	8_bit		0	Q () () 1		1	0	1	0
1111	<i> </i>	LD4	V	single_struct.single_struc	8_bit		0	Q () (1		1	0	1	0
1112	<i> </i>	LD2	V	single_struct.single_struc	16_bit		0	Q () (1		1	0	1	0
1113		LD4	V	single_struct.single_struc	16_bit		0	Q () (1		1	0	1	0
1114	<i> </i>	LD2	V	single_struct.single_struc	32_bit		0	Q () (1		1	0	1	0
1115	<i> </i>	LD2	V	single_struct.single_struc	64_bit		0	Q () (1		1	0	1	0
1116	<i> </i>	LD4	V	single_struct.single_struc	32_bit		0	Q () (1		1	0	1	0
1117		LD4	V	single_struct.single_struc	64_bit		0	Q () (1		1	0	1	0
1118		LD2R	V	No_offset	No_offset		0	Q () (1		1	0	1	0
1119		LD4R	V	No_offset	No_offset			Q () (1		1	0	1	0
112(lvSIMD load/store single str					0	Q () (1		1	0	1	1
1121		ST1	V	single_struct.single_struc	8_bit_register Rm	!= 11111	0	Q () (1		1	0	1	1
1122		ST3	V	single_struct.single_struc	8_bit_register Rm	!= 11111		Q () (1		1	0	1	1
1123		ST1	V	single_struct.single_struc	16_bit_regist∈ Rm	!= 11111	0	Q () (1		1	0	1	1
1124		ST3	V	single_struct. single_struc	16_bit_registe Rm	!= 11111	0	Q () (1		1	0	1	1
1125		ST1	V	single_struct. single_struc	32_bit_regist∈ Rm	!= 11111	0	Q () (1		1	0	1	1
1126		ST1		single_struct. single_struc				Q (1		1	0	1	1
1127	<i> </i>	ST3	V	single_struct.single_struc	32_bit_registe Rm	!= 11111	0	Q () C) 1		1	0	1	1

1 in_use	Opcode	prepend	appendage	Specific	variant	comment	31	30	29	28	27	26	25	24	23
1128 //	ST3	٧	single_structu	single_struc	64_bit_registe	:Rm!= 11111	0	Q	0	0	1	1	0	1	1
1129 //	ST1	V	single_structu	single_struc	8_bit_immedia	i	0	Q	0	0	1	1	0	1	1
113(<i> </i>	ST3	V	single_structu	single_struc	8_bit_immedia	i	0	Q	0	0	1	1	0	1	1
1131 <i> </i>	ST1	V	single_structu	single_struc	16_bit_immed	:	0	Q	0	0	1	1	0	1	1
1132 //	ST3	V	single_structu	single_struc	16_bit_immed		0	Q	0	0	1	1	0	1	1
1138 <i> </i>	ST1	V	single_structu	single_struc	32_bit_immed		0	Q	0	0	1	1	0	1	1
1134 //	ST1	V	single_structu	single_struc	64_bit_immed		0	Q	0	0	1	1	0	1	1
113£ //	ST3	V	single_structu	single_struc	32_bit_immed		0	Q	0	0	1	1	0	1	1
1136 //	ST3	V	single_structu	single_struc	64_bit_immed		0	Q	0	0	1	1	0	1	1
1137 //	ST2	V	single_structu	single_struc	8_bit_register	Rm != 11111	0	Q	0	0	1	1	0	1	1
1138 //	ST4	V	single_structu	single_struc	8_bit_register	Rm != 11111	0	Q	0	0	1	1	0	1	1
1139 //	ST2	V	single_structu	single_struc	16_bit_registe	: Rm != 11111	0	Q	0	0	1	1	0	1	1
114(//	ST4	V	single_structu	single_struc	16_bit_registe	:Rm!=11111	0	Q	0	0	1	1	0	1	1
1141 <i> </i>	ST2	V	single_structu	single_struc	32_bit_registe	:Rm!= 11111	0	Q	0	0	1	1	0	1	1
1142 <i> </i>	ST2	V	single_structu	single_struc	64_bit_registe	:Rm!=11111	0	Q	0	0	1	1	0	1	1
1143 <i> </i>	ST4	V	single_structu	single_struc	32_bit_registe	:Rm!=11111	0	Q	0	0	1	1	0	1	1
1144 <i> </i>	ST4	V	single_structu	single_struc	64_bit_registe	: Rm != 11111	0	Q	0	0	1	1	0	1	1
1145 //	ST2	V	single_structu	single_struc	8_bit_immedia	i	0	Q	0	0	1	1	0	1	1
1146 //	ST4	V	single_structu	single_struc	8_bit_immedia	i	0	Q	0	0	1	1	0	1	1
1147 //	ST2	V	single_structu	single_struc	16_bit_immed	:	0	Q	0	0	1	1	0	1	1
1148 //	ST4	V	single_structu	single_struc	16_bit_immed	:	0	Q	0	0	1	1	0	1	1
1149 //	ST2	V	single_structu	single_struc	32_bit_immed	:	0	Q	0	0	1	1	0	1	1
115(//	ST2	V	single_structu	single_struc	64_bit_immed		0	Q	0	0	1	1	0	1	1
1151 //	ST4	V	single_structu	single_struc	32_bit_immed		0	Q	0	0	1	1	0	1	1
1152 //	ST4	V	single_structu	single_struc	64_bit_immed		0	Q	0	0	1	1	0	1	1
1153 //	LD1	V	single_structu	single_struc	8_bit_register	Rm != 11111	0	Q	0	0	1	1	0	1	1
1154 //	LD3	V	single_structu	single_struc	8_bit_register	Rm != 11111	0	Q	0	0	1	1	0	1	1
115ŧ //	LD1	V	single_structu	single_struc	16_bit_registe	:Rm!=11111	0	Q	0	0	1	1	0	1	1
1156 //	LD3	V	single_structu	single_struc	16_bit_registe	:Rm!=11111	0	Q	0	0	1	1	0	1	1
1157 //	LD1	V	single_structu	single_struc	32_bit_registe	: Rm != 11111	0	Q	0	0	1	1	0	1	1
1158 //	LD1	V	single_structu	single_struc	64_bit_registe	: Rm != 11111	0	Q	0	0	1	1	0	1	1
1159 //	LD3	V	single_structu	single_struc	32_bit_registe	: Rm != 11111	0	Q	0	0	1	1	0	1	1
116(//	LD3	V	single_structu	single_struc	64_bit_registe	: Rm != 11111	0	Q	0	0	1	1	0	1	1
1161 <i> </i>	LD1R	V	Register_offs		Register_offse	Rm != 11111	0	Q	0	0	1	1	0	1	1

1 in_use	Opcode	prepend	appendage Specific	variant	comment	31	30	29	28	27	26	25	24	23
1162 //	LD3R	V	Register_offs	Register_offse	Rm != 11111	0	Q	0	0	1	1	0	1	1
1163 //	LD1	V	single_structusingle_struc	8_bit_immedia		0	Q	0	0	1	1	0	1	1
1164 //	LD3	V	single_structusingle_struc	8_bit_immedia		0	Q	0	0	1	1	0	1	1
1165 //	LD1	V	single_structusingle_struc	16_bit_immed		0	Q	0	0	1	1	0	1	1
1166 //	LD3	V	single_structusingle_struc	16_bit_immed		0	Q	0	0	1	1	0	1	1
1167 //	LD1	V	single_structusingle_struc	32_bit_immed		0	Q	0	0	1	1	0	1	1
1168 //	LD1	V	single_structusingle_struc	64_bit_immed		0	Q	0	0	1	1	0	1	1
1169 //	LD3	V	single_structusingle_struc	32_bit_immed		0	Q	0	0	1	1	0	1	1
117(//	LD3	V	single_structusingle_struc	64_bit_immed		0	Q	0	0	1	1	0	1	1
1171 <i> </i>	LD1R	V	Immediate_of	Immediate_of		0	Q	0	0	1	1	0	1	1
1172 //	LD3R	V	Immediate_of	Immediate_of		0	Q	0	0	1	1	0	1	1
1178 //	LD2	V	single_structusingle_struc	8_bit_register	Rm != 11111	0	Q	0	0	1	1	0	1	1
1174 //	LD4	V	single_structusingle_struc	8_bit_register	Rm != 11111	0	Q	0	0	1	1	0	1	1
1175 //	LD2	V	single_structusingle_struc	16_bit_registe	Rm != 11111	0	Q	0	0	1	1	0	1	1
1176 //	LD4	V	single_structusingle_struc	16_bit_registe	Rm != 11111	0	Q	0	0	1	1	0	1	1
1177 //	LD2	V	single_structusingle_struc	32_bit_regist€	Rm != 11111	0	Q	0	0	1	1	0	1	1
1178 //	LD2	V	single_structusingle_struc	64_bit_regist€	Rm != 11111	0	Q	0	0	1	1	0	1	1
1179 //	LD4	V	single_structusingle_struc	32_bit_regist€	Rm != 11111	0	Q	0	0	1	1	0	1	1
118(//	LD4	V	single_struct.single_struc	64_bit_regist€	Rm != 11111	0	Q	0	0	1	1	0	1	1
1181 //	LD2R	V	Register_offs	Register_offse	Rm != 11111	0	Q	0	0	1	1	0	1	1
1182 //	LD4R	V	Register_offs	Register_offse	Rm != 11111	0	Q	0	0	1	1	0	1	1
1183 //	LD2	V	single_struct.single_struc	8_bit_immedia		0	Q	0	0	1	1	0	1	1
1184 //	LD4	V	single_struct.single_struc	8_bit_immedia		0	Q	0	0	1	1	0	1	1
118ŧ //	LD2	V	single_struct.single_struc	16_bit_immed		0	Q	0	0	1	1	0	1	1
1186 //	LD4	V	single_struct.single_struc	16_bit_immed		0	Q	0	0	1	1	0	1	1
1187 //	LD2	V	single_struct.single_struc	32_bit_immed		0	Q	0	0	1	1	0	1	1
1188 //	LD2	V	single_struct.single_struc	64_bit_immed		0	Q	0	0	1	1	0	1	1
1189 //	LD4	V	single_struct. single_struc	32_bit_immed		0	Q	0	0	1	1	0	1	1
119(//	LD4	V	single_struct.single_struc	64_bit_immed		0	Q	0	0	1	1	0	1	1
1191 //	LD2R	V	Immediate_of	Immediate_of		0	Q	0	0	1	1	0	1	1
1192 //	LD4R	V	Immediate_of	Immediate_of		0	Q	0	0	1	1	0	1	1

1	in	_use Opcode	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
2		UNALLOCATED																							
3		BAD	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
4		Branch, exception generation	(
5		Compare _ Branch (immediat	3(nm1												Rt		
6		CBZ									nm1												Rt		
7		CBNZ									nm1												Rt		
8		CBZ									nm1												Rt		
9		CBNZ								ır	nm1	9											Rt		
10		Test bit & branch (immediate)	b40										n14									Rt		
11		TBZ TBNZ		b40									imn imn										Rt Rt		
12 13		Conditional branch (immedia		040						ir	nm1	9	111111	114							_		CO	nd	
14		B_cond	•								nm1	-									0		co		
15		Exception generation	_	_								imn	n16								-	_	-	-	_
16	//	SVC	0	0								imn									0	0	0	0	1
17	//	HVC	0	0								imn									0	0	0	1	0
18	//	SMC	0	0								imn									0	0	0	1	1
19		BRK	0	1								imn									0	0	0	0	0
20	//	HLT	1	0								imn	116								0	0	0	0	0
21	//	DCPS1	0	1								imn	116								0	0	0	0	1
22	//	DCPS2	0	1								imn	116								0	0	0	1	0
23	//	DCPS3	0	1								imn	116								0	0	0	1	1
24	//	System	0	-	-	-		op1			CF	₹n			CR	m			op2				Rt		
25	//	MSR	0	0	0	0		op1		0	1	0	0		CR	_m			op2		1	1	1	1	1
26	//	HINT	0	0	0	0	0	1	1	0	0	1	0		CR	_m			op2		1	1	1	1	1
27	//	CLREX	0	0	0	0	0	1	1	0	0	1	1		CR	_m		0	1	0	1	1	1	1	1
28	//	DSB	0	0	0	0	0	1	1	0	0	1	1		CR	_m		1	0	0	1	1	1	1	1
29	//	DMB	0	0	0	0	0	1	1	0	0	1	1		CR	_m		1	0	1	1	1	1	1	1
30	//	ISB	0	0	0	0	0	1	1	0	0	1	1		CR	_m		1	1	0	1	1	1	1	1
31	//	SYS	0	0	0	1		op1			CR	_n			CR	_m			op2				Rt		
32	//	MSR	0	0	1	-		op1			CR	_ _n			CR	m			op2				Rt		
33	//	SYSL	0	1	0	1		op1			CR	n			CR	m			op2				Rt		
34	//	MRS	0	1	1	_		op1			CR	_			CR	m			op2				Rt		
35		Unconditional branch (registe	e)C				op2	•				op	03			_		Rn	•				op4		
36		BR	0	0	1	1	1	1	1	0	0	0	0	0	0			Rn			0	0	0	0	0
37		BLR	0	1	1	1	1	1	1	0	0	0	0	0	0			Rn			0	0	0	0	0

1	in_use	Opcode	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
38	_	RET	1	0	1	1	1	1	1	0	0	0	0	0	0			Rn			0	0	0	0	0
39	//	ERET	0	0	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0
40	//	DRPS	0	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0
41	// Un	nconditional branch (immed										imm	26												
42		В										imm													
43		BL										imm	26												
44	Load	ls and stores																							
45	Lo	ad/store exclusive	-	-			Rs			-		I	Rt2					Rn					Rt		
46		STXRB	0	0			Rs			0		I	Rt2					Rn					Rt		
47		STLXRB	0	0			Rs			1		ı	Rt2					Rn					Rt		
48		LDXRB	1	0			Rs			0		ı	Rt2					Rn					Rt		
49		LDAXRB	1	0			Rs			1		ı	Rt2					Rn					Rt		
50		STLRB	0	0			Rs			1		I	Rt2					Rn					Rt		
51		LDARB	1	0			Rs			1		I	Rt2					Rn					Rt		
52		STXRH	0	0			Rs			0		I	Rt2					Rn					Rt		
53		STLXRH	0	0			Rs			1		I	Rt2					Rn					Rt		
54		LDXRH	1	0			Rs			0			Rt2					Rn					Rt		
55		LDAXRH	1	0			Rs			1		ı	Rt2					Rn					Rt		
56		STLRH	0	0			Rs			1		I	Rt2					Rn					Rt		
57		LDARH	1	0			Rs			1			Rt2					Rn					Rt		
58		STXR	0	0			Rs			0			Rt2					Rn					Rt		
59		STLXR	0	0			Rs			1			Rt2					Rn					Rt		
60		STXP	0	1			Rs			0			Rt2					Rn					Rt		
61		STLXP	0	1			Rs			1			Rt2					Rn					Rt		
62		LDXR	1	0			Rs			0			Rt2					Rn					Rt		
63		LDAXR	1	0			Rs			1			Rt2					Rn					Rt		
64		LDXP	1	1			Rs			0			Rt2					Rn					Rt		
65		LDAXP	1	1			Rs			1			Rt2					Rn					Rt		
66		STLR	0	0			Rs			1			Rt2					Rn					Rt		
67		LDAR	1	0			Rs			1			Rt2					Rn					Rt		
68		STXR	0	0			Rs			0			Rt2					Rn					Rt		
69		STLXR	0	0			Rs			1			Rt2					Rn					Rt		
70		STXP	0	1			Rs			0			Rt2					Rn					Rt		
71		STLXP	0	1			Rs			1			Rt2					Rn					Rt		
72		LDXR	1	0			Rs			0			Rt2					Rn					Rt		
73		LDAXR	1	0			Rs			1			Rt2					Rn					Rt		
74		LDXP	1	1			Rs			0		I	Rt2					Rn					Rt		

1	in_use Opcode	22	21 2	0 19	18	17	16	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
75	LDAXP	1	1		Rs			1		Rt2					Rn					Rt		
76	STLR	0	0		Rs			1		Rt2					Rn					Rt		
77	LDAR	1	0		Rs			1		Rt2					Rn					Rt		
78	Load register (literal)							imm1												Rt		
79	LDR							imm19	9											Rt		
80	LDR							imm19	9											Rt		
81	LDR							imm19	9											Rt		
82	LDR							imm19	9											Rt		
83	LDRSW							imm19	9											Rt		
84	LDR							imm19	9											Rt		
85	PRFM							imm19	9											Rt		
86	Load/store no-allocate pair (o	-		iı	mm7	7				Rt2					Rn					Rt		
87	STNP	0		iı	mm7	7				Rt2					Rn					Rt		
88	LDNP	1		iı	mm7	7				Rt2					Rn					Rt		
89	STNP	0		iı	mm7	7				Rt2					Rn					Rt		
90	LDNP	1		iı	mm7	7				Rt2					Rn					Rt		
91	STNP	0		iı	mm7	7				Rt2					Rn					Rt		
92	LDNP	1		iı	mm7	7				Rt2					Rn					Rt		
93	STNP	0		iı	mm7	7				Rt2					Rn					Rt		
94	LDNP	1		iı	mm7	7				Rt2					Rn					Rt		
95	STNP	0		İI	mm7	7				Rt2					Rn					Rt		
96	LDNP	1		iı	mm7	7				Rt2					Rn					Rt		
97	Load/store register pair (post-	L		iı	mm7	7				Rt2					Rn					Rt		
98	STP	0		iı	mm7	7				Rt2					Rn					Rt		
99	LDP	1			mm7					Rt2					Rn					Rt		
100	STP	0			mm7					Rt2					Rn					Rt		
101	LDP	1			mm7					Rt2					Rn					Rt		
102	LDPSW	1			mm7					Rt2					Rn					Rt		
103	STP	0			mm7					Rt2					Rn					Rt		
104	LDP	1			mm7					Rt2					Rn					Rt		
105	STP	0			mm7					Rt2					Rn					Rt		
106	LDP	1			mm7					Rt2					Rn					Rt		
107	STP	0			mm7					Rt2					Rn					Rt		
108	LDP	1			mm7					Rt2					Rn					Rt		
109	Load/store register pair (offse	L		İI	mm7	7				Rt2					Rn					Rt		

1	in_use	Opcode	22	21	20 19 18 1	7 16 ²	15 14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
110		STP	0		imm7			Rt2					Rn					Rt		
111		LDP	1		imm7			Rt2					Rn					Rt		
112		STP	0		imm7			Rt2					Rn					Rt		
113		LDP	1		imm7			Rt2					Rn					Rt		
114		LDPSW	1		imm7			Rt2					Rn					Rt		
115		STP	0		imm7			Rt2					Rn					Rt		
116		LDP	1		imm7			Rt2					Rn					Rt		
117		STP	0		imm7			Rt2					Rn					Rt		
118		LDP	1		imm7			Rt2					Rn					Rt		
119		STP	0		imm7			Rt2					Rn					Rt		
120		LDP	1		imm7			Rt2					Rn					Rt		
121	Lo	ad/store register pair (pre-i	L		imm7			Rt2					Rn					Rt		
122		STP	0		imm7			Rt2					Rn					Rt		
123		LDP	1		imm7			Rt2					Rn					Rt		
124		STP	0		imm7			Rt2					Rn					Rt		
125		LDP	1		imm7			Rt2					Rn					Rt		
126		LDPSW	1		imm7			Rt2					Rn					Rt		
127		STP	0		imm7			Rt2					Rn					Rt		
128		LDP	1		imm7			Rt2					Rn					Rt		
129		STP	0		imm7			Rt2					Rn					Rt		
130		LDP	1		imm7			Rt2					Rn					Rt		
131		STP	0		imm7			Rt2					Rn					Rt		
132		LDP	1		imm7			Rt2					Rn					Rt		
133	Lo	ad/store register (unscaled)	C	0		imm9			0	0			Rn					Rt		
134		STURB	0	0		imm9			0	0			Rn					Rt		
135		LDURB	1	0		imm9			0	0			Rn					Rt		
136		LDURSB	0	0		imm9			0	0			Rn					Rt		
137		LDURSB	1	0		imm9			0	0			Rn					Rt		
138		STUR	0	0		imm9			0	0			Rn					Rt		
139		LDUR	1	0		imm9			0	0			Rn					Rt		
140		STUR	0	0		imm9			0	0			Rn					Rt		
141		LDUR	1	0		imm9			0	0			Rn					Rt		
142		STURH	0	0		imm9			0	0			Rn					Rt		
143		LDURH	1	0		imm9			0	0			Rn					Rt		
144		LDURSH	0	0		imm9			0	0			Rn					Rt		
145		LDURSH	1	0		imm9			0	0			Rn					Rt		
146		STUR	0	0		imm9			0	0			Rn					Rt		
147		LDUR	1	0		imm9			0	0			Rn					Rt		

1	in_use	Opcode	22	21	20 19 18 17 16 15	14 13 12	11	10	9	8	7	6	5	4	3	2	1	0
148		STUR	0	0	imm9		0	0			Rn					Rt		
149		LDUR	1	0	imm9		0	0			Rn					Rt		
150		LDURSW	0	0	imm9		0	0			Rn					Rt		
151		STUR	0	0	imm9		0	0			Rn					Rt		
152		LDUR	1	0	imm9		0	0			Rn					Rt		
153		STUR	0	0	imm9		0	0			Rn					Rt		
154		LDUR	1	0	imm9		0	0			Rn					Rt		
155		PRFUM	0	0	imm9		0	0			Rn					Rt		
156		STUR	0	0	imm9		0	0			Rn					Rt		
157		LDUR	1	0	imm9		0	0			Rn					Rt		
158	Lo	ad/store register (immediat	С	0	imm9		0	1			Rn					Rt		
159		STRB	0	0	imm9		0	1			Rn					Rt		
160		LDRB	1	0	imm9		0	1			Rn					Rt		
161		LDRSB	0	0	imm9		0	1			Rn					Rt		
162		LDRSB	1	0	imm9		0	1			Rn					Rt		
163		STR	0	0	imm9		0	1			Rn					Rt		
164		LDR	1	0	imm9		0	1			Rn					Rt		
165		STR	0	0	imm9		0	1			Rn					Rt		
166		LDR	1	0	imm9		0	1			Rn					Rt		
167		STRH	0	0	imm9		0	1			Rn					Rt		
168		LDRH	1	0	imm9		0	1			Rn					Rt		
169		LDRSH	0	0	imm9		0	1			Rn					Rt		
170		LDRSH	1	0	imm9		0	1			Rn					Rt		
171		STR	0	0	imm9		0	1			Rn					Rt		
172		LDR	1	0	imm9		0	1			Rn					Rt		
173		STR	0	0	imm9		0	1			Rn					Rt		
174		LDR	1	0	imm9		0	1			Rn					Rt		
175		LDRSW	0	0	imm9		0	1			Rn					Rt		
176		STR	0	0	imm9		0	1			Rn					Rt		
177		LDR	1	0	imm9		0	1			Rn					Rt		
178		STR	0	0	imm9		0	1			Rn					Rt		
179		LDR	1	0	imm9		0	1			Rn					Rt		
180		STR	0	0	imm9		0	1			Rn					Rt		
181		LDR	1	0	imm9		0	1			Rn					Rt		
182	Lo	ad/store register (unprivile	С	0	imm9		1	0			Rn					Rt		
183		STTRB	0	0	imm9		1	0			Rn					Rt		
184		LDTRB	1	0	imm9		1	0			Rn					Rt		
185		LDTRSB	0	0	imm9		1	0			Rn					Rt		

1	in_use	Opcode	22	21	20 19 1	18 1	17 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
186		LDTRSB	1	0			imm	9				1	0			Rn					Rt		
187		STTRH	0	0			imm	9				1	0			Rn					Rt		
188		LDTRH	1	0			imm	9				1	0			Rn					Rt		
189		LDTRSH	0	0			imm	9				1	0			Rn					Rt		
190		LDTRSH	1	0			imm	9				1	0			Rn					Rt		
191		STTR	0	0			imm	9				1	0			Rn					Rt		
192		LDTR	1	0			imm	9				1	0			Rn					Rt		
193		LDTRSW	0	0			imm	9				1	0			Rn					Rt		
194		STTR	0	0			imm	9				1	0			Rn					Rt		
195		LDTR	1	0			imm	9				1	0			Rn					Rt		
196	Lo	ad/store register (immediat	С	0			imm	9				1	1			Rn					Rt		
197		STRB	0	0			imm	9				1	1			Rn					Rt		
198		LDRB	1	0			imm	9				1	1			Rn					Rt		
199		LDRSB	0	0			imm	9				1	1			Rn					Rt		
200		LDRSB	1	0			imm	9				1	1			Rn					Rt		
201		STR	0	0			imm	9				1	1			Rn					Rt		
202		LDR	1	0			imm	9				1	1			Rn					Rt		
203		STR	0	0			imm	9				1	1			Rn					Rt		
204		LDR	1	0			imm	9				1	1			Rn					Rt		
205		STRH	0	0			imm	9				1	1			Rn					Rt		
206		LDRH	1	0			imm	9				1	1			Rn					Rt		
207		LDRSH	0	0			imm	9				1	1			Rn					Rt		
208		LDRSH	1	0			imm	9				1	1			Rn					Rt		
209		STR	0	0			imm	9				1	1			Rn					Rt		
210		LDR	1	0			imm	9				1	1			Rn					Rt		
211		STR	0	0			imm	9				1	1			Rn					Rt		
212		LDR	1	0			imm	9				1	1			Rn					Rt		
213		LDRSW	0	0			imm	9				1	1			Rn					Rt		
214		STR	0	0			imm	9				1	1			Rn					Rt		
215		LDR	1	0			imm	9				1	1			Rn					Rt		
216		STR	0	0			imm	9				1	1			Rn					Rt		
217		LDR	1	0			imm	9				1	1			Rn					Rt		
218		STR	0	0			imm	9				1	1			Rn					Rt		
219		LDR	1	0			imm	9				1	1			Rn					Rt		
220	Lo	ad/store register (register o	С	1		₹m		0	ptio	1	S	1	0			Rn					Rt		
221		STRB	0	1		Rm		-	-	-	S	1	0			Rn					Rt		
222		LDRB	1	1		Rm		-	-	-	S	1	0			Rn					Rt		
223		LDRSB	0	1	R	۲m		-	-	-	S	1	0			Rn					Rt		

1	in_use	Opcode	22	21	20 19	18	17 16 1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
224		LDRSB	1	1		Rm		-	-	-	S	1	0			Rn					Rt		
225		STR	0	1		Rm		-	-	-	S	1	0			Rn					Rt		
226		LDR	1	1		Rm		-	-	-	S	1	0			Rn					Rt		
227		STR	0	1		Rm		-	-	-	S	1	0			Rn					Rt		
228		LDR	1	1		Rm		-	-	-	S	1	0			Rn					Rt		
229		STRH	0	1		Rm		-	-	-	S	1	0			Rn					Rt		
230		LDRH	1	1		Rm		-	-	-	S	1	0			Rn					Rt		
231		LDRSH	0	1		Rm		-	-	-	S	1	0			Rn					Rt		
232		LDRSH	1	1		Rm		-	-	-	S	1	0			Rn					Rt		
233		STR	0	1		Rm		-	-	-	S	1	0			Rn					Rt		
234		LDR	1	1		Rm		-	-	-	S	1	0			Rn					Rt		
235		STR	0	1		Rm		-	-	-	S	1	0			Rn					Rt		
236		LDR	1	1		Rm		-	-	-	S	1	0			Rn					Rt		
237		LDRSW	0	1		Rm		-	-	-	S	1	0			Rn					Rt		
238		STR	0	1		Rm		-	-	-	S	1	0			Rn					Rt		
239		LDR	1	1		Rm		-	-	-	S	1	0			Rn					Rt		
240		STR	0	1		Rm		-	-	-	S	1	0			Rn					Rt		
241		LDR	1	1		Rm		-	-	-	S	1	0			Rn					Rt		
243		STR	0	1		Rm		-	-	-	S	1	0			Rn					Rt		
244		LDR	1	1		Rm		-	-	-	S	1	0			Rn					Rt		
242		PRFM	0	1		Rm		-	-	-	S	1	0			Rn					Rt		
245	Lo	ad/store register (unsigned	bc				imm1	12								Rn					Rt		
246		STRB	0				imm1	12								Rn					Rt		
247		LDRB	1				imm1	12								Rn					Rt		
248		LDRSB	0				imm1	12								Rn					Rt		
249		LDRSB	1				imm1	12								Rn					Rt		
250		STR	0				imm1	12								Rn					Rt		
251		LDR	1				imm1	12								Rn					Rt		
252		STR	0				imm1	12								Rn					Rt		
253		LDR	1				imm1	12								Rn					Rt		
254		STRH	0				imm1	12								Rn					Rt		
255		LDRH	1				imm1	12								Rn					Rt		
256		LDRSH	0				imm1	12								Rn					Rt		
257		LDRSH	1				imm1	12								Rn					Rt		
258		STR	0				imm1	12								Rn					Rt		
259		LDR	1				imm1	12								Rn					Rt		
260		STR	0				imm1	12								Rn					Rt		
261		LDR	1				imm1	12								Rn					Rt		

1	in_use Opcode	22 2	21 20 19 18 17	16 15 14 13 12 11 10	9 8 7 6	5 4 3	2 1	0
262	LDRSW	0		imm12	Rn		Rt	
263	STR	0		imm12	Rn		Rt	
264	LDR	1		imm12	Rn		Rt	
265	STR	0		imm12	Rn		Rt	
266	LDR	1		imm12	Rn		Rt	
268	STR	0		imm12	Rn		Rt	
269	LDR	1		imm12	Rn		Rt	
267	PRFM	0		imm12	Rn		Rt	
270	Data processing – Immed	lia						
271	PC-rel. addressing			immhi		ı	Rd	
272	ADR			immhi		ŗ	Rd	
273	ADRP			immhi		Ţ	Rd	
274	Add/subtract (immediate)	ift		imm12	Rn	ļ	Rd	
275	ADD	-		imm12	Rn	!	Rd	
276	ADDS	-		imm12	Rn	!	Rd	
277	SUB	-		imm12	Rn	!	Rd	
278	SUBS	-		imm12	Rn	!	Rd	
279	ADD	-		imm12	Rn	!	Rd	
280	ADDS	-		imm12	Rn	!	Rd	
281	SUB	-		imm12	Rn	!	Rd	
282	SUBS	-		imm12	Rn	1	Rd	
283	Logical (immediate)	N	immr	imms	Rn	!	Rd	
284	AND	0	immr	imms	Rn	!	Rd	
285	ORR	0	immr	imms	Rn	!	Rd	
286	EOR	0	immr	imms	Rn	!	Rd	
287	ANDS	0	immr	imms	Rn	!	Rd	
288	AND	-	immr	imms	Rn	!	Rd	
289	ORR	-	immr	imms	Rn	!	Rd	
290	EOR	-	immr	imms	Rn	!	Rd	
291	ANDS	-	immr	imms	Rn		Rd	
292	Move wide (immediate)	hw		imm16		!	Rd	
293	MOVN	-	-	imm16			Rd	
294	MOVZ	-	-	imm16			Rd	
295	MOVK	-	-	imm16			Rd	
296	MOVN	-	-	imm16		!	Rd	
297	MOVZ	-	-	imm16		!	Rd	
298	MOVK	-	-	imm16		!	Rd	
299	Bitfield	N	immr	imms	Rn	!	Rd	

1	in_use Opcode	22	21	20 19 18 17 16	15	14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
300	SBFM	0		immr			imms					Rn					Rd		
301	BFM	0		immr			imms					Rn					Rd		
302	UBFM	0		immr			imms					Rn					Rd		
303	SBFM	1		immr			imms					Rn					Rd		
304	BFM	1		immr			imms					Rn					Rd		
305	UBFM	1		immr			imms					Rn					Rd		
306	Extract	N	о0	Rm			imms					Rn					Rd		
307	EXTR	0	0	Rm	0	-		-	-			Rn					Rd		
308	EXTR	1	0	Rm	1	-		-	-			Rn					Rd		
309	Data Processing – register																		
310	Logical (shifted register)	ift	Ν	Rm			imm6					Rn					Rd		
311	AND	ift	0	Rm	-	-		-	-			Rn					Rd		
312	BIC	ift	1	Rm	-	-		-	-			Rn					Rd		
313	ORR	ift	0	Rm	-	-		-	-			Rn					Rd		
314	ORN	ift	1	Rm	-	-		-	-			Rn					Rd		
315	EOR	ift	0	Rm	-	-		-	-			Rn					Rd		
316	EON	ift	1	Rm	-	-		-	-			Rn					Rd		
317	ANDS	ift	0	Rm	-	-		-	-			Rn					Rd		
318	BICS	ift	1	Rm	-	-		-	-			Rn					Rd		
319	AND	ift	0	Rm	-	-		-	-			Rn					Rd		
320	BIC	ift	1	Rm	-	-		-	-			Rn					Rd		
321	ORR	ift	0	Rm	-	-		-	-			Rn					Rd		
322	ORN	ift	1	Rm	-	-		-	-			Rn					Rd		
323	EOR	ift	0	Rm	-	-		-	-			Rn					Rd		
324	EON	ift	1	Rm	-	-		-	-			Rn					Rd		
325	ANDS	ift	0	Rm	-	-		-	-			Rn					Rd		
326	BICS	ift	1	Rm	-	-		-	-			Rn					Rd		
327	Add/subtract (shifted register	ift	0	Rm			imm6					Rn					Rd		
328	ADD	-	0	Rm	-	-		-	-			Rn					Rd		
329	ADDS	-	0	Rm	-	-		-	-			Rn					Rd		
330	SUB	-	0	Rm	-	-		-	-			Rn					Rd		
331	SUBS	-	0	Rm	-	-		-	-			Rn					Rd		
332	ADD	-	0	Rm	-	-		-	-			Rn					Rd		
333	ADDS	-	0	Rm	-	-		-	-			Rn					Rd		
334	SUB	-	0	Rm	-	-		-	-			Rn					Rd		
335	SUBS	-	0	Rm	-	-		-	-			Rn					Rd		
336	Add/subtract (extended regist	ot	1	Rm	0	ptio	n i	mm	3			Rn					Rd		
337	ADD	0	1	Rm	C	ptio	n -	-	-			Rn					Rd		

1	in_use Opcode	22	21	20 19 18	17 16	15	14	13	12	11	10	9	8 7	6	5	4	3	2	1	0
338	ADDS	0	1	Rm		0	ptior	ı	-	-	-		R	n				Rd		
339	SUB	0	1	Rm		0	ptior	1	-	-	-		R	n				Rd		
340	SUBS	0	1	Rm		0	ptior	1	-	-	-		R	n				Rd		
341	ADD	0	1	Rm		0	ptior	1	-	-	-		R	n				Rd		
342	ADDS	0	1	Rm		0	ptior	1	-	-	-		R					Rd		
343	SUB	0	1	Rm		0	ptior	ı	-	-	-		R					Rd		
344	SUBS	0	1	Rm		0	ptior	1	-	-	-		R					Rd		
345	Add/subtract (v	with carry) 0	0	Rm			0	-	ode2	2			R					Rd		
346	ADC	0	0	Rm		0	0	0	0	0	0		R					Rd		
347	ADCS	0	0	Rm		0	0	0	0	0	0		R					Rd		
348	SBC	0	0	Rm		0	0	0	0	0	0		R					Rd		
349	SBCS	0	0	Rm		0	0	0	0	0	0		R					Rd		
350	ADC	0	0	Rm		0	0	0	0	0	0		R					Rd		
351	ADCS	0	0	Rm		0	0	0	0	0	0		R					Rd		
352	SBC	0	0	Rm		0	0	0	0	0	0		R					Rd		
353	SBCS	0	0	Rm		0	0	0	0	0	0		R					Rd		
354	Conditional co	mpare (register 1	0	imm5			cor	nd		0	ο2		R			о3		nzo	V	
355	CCMN	1	0	imm5			cor	nd		0	0		R			0		nzo	V	
356	CCMN	1	0	imm5			cor	nd		0	0		R			0		nzo	V	
357	CCMP	1	0	imm5			cor	nd		0	0		R			0		nzo	V	
358	CCMP	1	0	imm5			cor	nd		0	0		R			0		nzo	V	
359		mpare (immedi 1	0	imm5			cor	nd		1	ο2		R			о3		nzo	:V	
360	CCMN	1	0	imm5			cor	nd		1	0		R			0		nzo	V	
361	CCMN	1	0	imm5			cor			1	0		R			0		nzo	V	
362	CCMP	1	0	imm5			cor	nd		1	0		R			0		nzo	V	
363	CCMP	1	0	imm5			cor	nd		1	0		R			0		nzo	V	
364	Conditional se	lect 0	0	Rm			cor	nd		0	p 2		R					Rd		
365	CSEL	0	0	Rm			cor	nd		0	0		R					Rd		
366	CSINC	0	0	Rm			cor	nd		0	1		R					Rd		
367	CSINV	0	0	Rm			cor	nd		0	0		R					Rd		
368	CSNEG	0	0	Rm			cor	nd		0	1		R					Rd		
369	CSEL	0	0	Rm			cor	nd		0	0		R					Rd		
370	CSINC	0	0	Rm			cor	nd		0	1		R					Rd		
371	CSINV	0	0	Rm			cor			0	0		R					Rd		
372	CSNEG	0	0	Rm			cor	nd		0	1		R					Rd		
373	Data-processing	ng (3 source) p31		Rm		о0			Ra				R					Rd		
374	MADD	0	0	Rm		0			Ra				R					Rd		
375	MADD	0	0	Rm		0			Ra				R	n				Rd		

1	in_use	Opcode	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
376		SMADDL	0	1			Rm			0			Ra					Rn					Rd		
377		UMADDL	0	1			Rm			0			Ra					Rn					Rd		
378		MSUB	0	0			Rm			1			Ra					Rn					Rd		
379		MSUB	0	0			Rm			1			Ra					Rn					Rd		
380		SMSUBL	0	1			Rm			1			Ra					Rn					Rd		
381		UMSUBL	0	1			Rm			1			Ra					Rn					Rd		
382		SMULH	1	0			Rm			0			Ra					Rn					Rd		
383		UMULH	1	0			Rm			0			Ra					Rn					Rd		
384	Da	ta-processing (2 source)	1	0			Rm					орс	ode					Rn					Rd		
385		CRC32X	1	0			Rm			0	1	0	0	1	1			Rn					Rd		
386		CRC32CX	1	0			Rm			0	1	0	1	1	1			Rn					Rd		
387		CRC32B	1	0			Rm			0	1	0	0	0	0			Rn					Rd		
388		CRC32CB	1	0			Rm			0	1	0	1	0	0			Rn					Rd		
389		CRC32H	1	0			Rm			0	1	0	0	0	1			Rn					Rd		
390		CRC32CH	1	0			Rm			0	1	0	1	0	1			Rn					Rd		
391		CRC32W	1	0			Rm			0	1	0	0	1	0			Rn					Rd		
392		CRC32CW	1	0			Rm			0	1	0	1	1	0			Rn					Rd		
393		UDIV	1	0			Rm			0	0	0	0	1	0			Rn					Rd		
394		UDIV	1	0			Rm			0	0	0	0	1	0			Rn					Rd		
395		SDIV	1	0			Rm			0	0	0	0	1	1			Rn					Rd		
396		SDIV	1	0			Rm			0	0	0	0	1	1			Rn					Rd		
397		LSLV	1	0			Rm			0	0	1	0	0	0			Rn					Rd		
398		LSLV	1	0			Rm			0	0	1	0	0	0			Rn					Rd		
399		LSRV	1	0			Rm			0	0	1	0	0	1			Rn					Rd		
400		LSRV	1	0			Rm			0	0	1	0	0	1			Rn					Rd		
401		ASRV	1	0			Rm			0	0	1	0	1	0			Rn					Rd		
402		ASRV	1	0			Rm			0	0	1	0	1	0			Rn					Rd		
403		RORV	1	0			Rm			0	0	1	0	1	1			Rn					Rd		
404		RORV	1	0			Rm			0	0	1	0	1	1			Rn					Rd		
405	Da	ta-processing (1 source)	1	0		op	cod	e 2				opc	ode					Rn					Rd		
406		RBIT	1	0	0	0	0	0	0	0	0	0	0	0	0			Rn					Rd		
407		RBIT	1	0	0	0	0	0	0	0	0	0	0	0	0			Rn					Rd		
408		CLZ	1	0	0	0	0	0	0	0	0	0	1	0	0			Rn					Rd		
409		CLZ	1	0	0	0	0	0	0	0	0	0	1	0	0			Rn					Rd		
410		CLS	1	0	0	0	0	0	0	0	0	0	1	0	1			Rn					Rd		
411		CLS	1	0	0	0	0	0	0	0	0	0	1	0	1			Rn					Rd		
412		REV	1	0	0	0	0	0	0	0	0	0	0	1	0			Rn					Rd		f
413		REV	1	0	0	0	0	0	0	0	0	0	0	1	1			Rn					Rd		ľ

1 in_use	Opcode	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
414	REV16	1	0	0	0	0	0	0	0	0	0	0	0	1			Rn					Rd		
415	REV16	1	0	0	0	0	0	0	0	0	0	0	0	1			Rn					Rd		
416	REV32	1	0	0	0	0	0	0	0	0	0	0	1	0			Rn					Rd		
417 // Data	Processing – SIMD an																							
418 // Flo	oating-point<->fixed-point o	ре	0	rmo	de	op	ococ	de			SC	ale					Rn					Rd		
419 //	SCVTF	0	0	0	0	0	1	0	-	-	-	-	-	-			Rn					Rd		
420 <i> </i>	UCVTF	0	0	0	0	0	1	1	-	-	-	-	-	-			Rn					Rd		
421 <i> </i>	FCVTZS	1	0	1	1	0	0	0	-	-	-	-	-	-			Rn					Rd		
422 <i> </i>	FCVTZU	1	0	1	1	0	0	1	-	-	-	-	-	-			Rn					Rd		
423 <i> </i>	SCVTF	0	0	0	0	0	1	0	-	-	-	-	-	-			Rn					Rd		
424 <i> </i>	UCVTF	0	0	0	0	0	1	1	-	-	-	-	-	-			Rn					Rd		
425 //	FCVTZS	1	0	1	1	0	0	0	-	-	-	-	-	-			Rn					Rd		
426 <i> </i>	FCVTZU	1	0	1	1	0	0	1	-	-	-	-	-	-			Rn					Rd		
427 	SCVTF	0	0	0	0	0	1	0	-	-	-	-	-	-			Rn					Rd		
428 <i> </i>	UCVTF	0	0	0	0	0	1	1	-	-	-	-	-	-			Rn					Rd		
429 //	FCVTZS	1	0	1	1	0	0	0	-	-	-	-	-	-			Rn					Rd		
430 //	FCVTZU	1	0	1	1	0	0	1	-	-	-	-	-	-			Rn					Rd		
431 <i> </i>	SCVTF	0	0	0	0	0	1	0	-	-	-	-	-	-			Rn					Rd		
432 //	UCVTF	0	0	0	0	0	1	1	-	-	-	-	-	-			Rn					Rd		
433 <i> </i>	FCVTZS	1	0	1	1	0	0	0	-	-	-	-	-	-			Rn					Rd		
434 <i> </i>	FCVTZU	1	0	1	1	0	0	1	-	-	-	-	-	-			Rn					Rd		
435 // Flo	oating-point conditional cor	ре	1			Rm				СО	nd		0	1			Rn			ор		nzo	v	
436 //	FCCMP	0	1			Rm				СО	nd		0	1			Rn			0		nzo	V	
437 //	FCCMPE	0	1			Rm				СО	nd		0	1			Rn			1		nzo	V	
438 <i> </i>	FCCMP	1	1			Rm				СО	nd		0	1			Rn			0		nzo	V	
439 //	FCCMPE	1	1			Rm				СО	nd		0	1			Rn			1		nzo	V	
440 // Flo	oating-point data-processin	ре	1			Rm				орс	ode		1	0			Rn					Rd		
441 <i> </i>	FMUL	0	1			Rm			0	0	0	0	1	0			Rn					Rd		
442 	FDIV	0	1			Rm			0	0	0	1	1	0			Rn					Rd		
443 <i> </i>	FADD	0	1			Rm			0	0	1	0	1	0			Rn					Rd		
444 <i> </i>	FSUB	0	1			Rm			0	0	1	1	1	0			Rn					Rd		
445 //	FMAX	0	1			Rm			0	1	0	0	1	0			Rn					Rd		
446 //	FMIN	0	1			Rm			0	1	0	1	1	0			Rn					Rd		
447 	FMAXNM	0	1			Rm			0	1	1	0	1	0			Rn					Rd		

1	in_use	Opcode	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
448	<i>II</i>	FMINNM	0	1			Rm			0	1	1	1	1	0			Rn					Rd		
449	<i>II</i>	FNMUL	0	1			Rm			1	0	0	0	1	0			Rn					Rd		
450	<i>II</i>	FMUL	1	1			Rm			0	0	0	0	1	0			Rn					Rd		
451	<i>II</i>	FDIV	1	1			Rm			0	0	0	1	1	0			Rn					Rd		
452	<i>II</i>	FADD	1	1			Rm			0	0	1	0	1	0			Rn					Rd		
453	<i>II</i>	FSUB	1	1			Rm			0	0	1	1	1	0			Rn					Rd		
454	<i>II</i>	FMAX	1	1			Rm			0	1	0	0	1	0			Rn					Rd		
455	<i>II</i>	FMIN	1	1			Rm			0	1	0	1	1	0			Rn					Rd		
456	<i>II</i>	FMAXNM	1	1			Rm			0	1	1	0	1	0			Rn					Rd		
457	<i>II</i>	FMINNM	1	1			Rm			0	1	1	1	1	0			Rn					Rd		
458	<i>II</i>	FNMUL	1	1			Rm			1	0	0	0	1	0			Rn					Rd		
459	// F	loating-point conditional se	elpe	1			Rm				СО	nd		1	1			Rn					Rd		
460	<i>II</i>	FCSEL	0	1			Rm				СО	nd		1	1			Rn					Rd		
461	<i>II</i>	FCSEL	1	1			Rm				СО	nd		1	1			Rn					Rd		
462	// F	loating-point immediate	ре	1				im	m8				1	0	0		i	mm	5				Rd		
463	<i>II</i>	FMOV	0	1				imi	m8				1	0	0	0	0	0	0	0			Rd		
464	<i>II</i>	FMOV	1	1				imi	m8				1	0	0	0	0	0	0	0			Rd		
465		loating-point compare	ре	1			Rm			0	р	1	0	0	0			Rn				op	cod	e2	
466	<i>II</i>	FCMP	0	1			Rm			0	0	1	0	0	0			Rn			0	0	0	0	0
467	<i>II</i>	FCMP	0	1			Rm			0	0	1	0	0	0			Rn			0	1	0	0	0
468		FCMPE	0	1			Rm			0	0	1	0	0	0			Rn			1	0	0	0	0
469	<i>II</i>	FCMPE	0	1			Rm			0	0	1	0	0	0			Rn			1	1	0	0	0
470	<i>II</i>	FCMP	1	1			Rm			0	0	1	0	0	0			Rn			0	0	0	0	0
471	<i>II</i>	FCMP	1	1			Rm			0	0	1	0	0	0			Rn			0	1	0	0	0
472		FCMPE	1	1			Rm			0	0	1	0	0	0			Rn			1	0	0	0	0
473	<i>II</i>	FCMPE	1	1			Rm			0	0	1	0	0	0			Rn			1	1	0	0	0
474		loating-point data-processi	npe	1			орс	ode			1	0	0	0	0			Rn					Rd		
475		FMOV	0	1	0	0	0	0	0	0	1	0	0	0	0			Rn					Rd		
476	<i>II</i>	FABS	0	1	0	0	0	0	0	1	1	0	0	0	0			Rn					Rd		
477	<i>II</i>	FNEG	0	1	0	0	0	0	1	0	1	0	0	0	0			Rn					Rd		
478	<i>II</i>	FSQRT	0	1	0	0	0	0	1	1	1	0	0	0	0			Rn					Rd		
479	<i>II</i>	FCVT	0	1	0	0	0	1	0	1	1	0	0	0	0			Rn					Rd		
480	<i>II</i>	FCVT	0	1	0	0	0	1	1	1	1	0	0	0	0			Rn					Rd		
481	<i>II</i>	FRINTN	0	1	0	0	1	0	0	0	1	0	0	0	0			Rn					Rd		

1	in_use	Opcode	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
482	<i>II</i>	FRINTP	0	1	0	0	1	0	0	1	1	0	0	0	0			Rn					Rd		
483	<i>II</i>	FRINTM	0	1	0	0	1	0	1	0	1	0	0	0	0			Rn					Rd		
484	<i>II</i>	FRINTZ	0	1	0	0	1	0	1	1	1	0	0	0	0			Rn					Rd		
485	<i>II</i>	FRINTA	0	1	0	0	1	1	0	0	1	0	0	0	0			Rn					Rd		
486	<i>II</i>	FRINTX	0	1	0	0	1	1	1	0	1	0	0	0	0			Rn					Rd		
487	<i>II</i>	FRINTI	0	1	0	0	1	1	1	1	1	0	0	0	0			Rn					Rd		
488	<i>II</i>	FMOV	1	1	0	0	0	0	0	0	1	0	0	0	0			Rn					Rd		
489	<i>II</i>	FABS	1	1	0	0	0	0	0	1	1	0	0	0	0			Rn					Rd		
490	<i>II</i>	FNEG	1	1	0	0	0	0	1	0	1	0	0	0	0			Rn					Rd		
491	<i>II</i>	FSQRT	1	1	0	0	0	0	1	1	1	0	0	0	0			Rn					Rd		
492	<i>II</i>	FCVT	1	1	0	0	0	1	0	0	1	0	0	0	0			Rn					Rd		
493	<i>II</i>	FCVT	1	1	0	0	0	1	1	1	1	0	0	0	0			Rn					Rd		
494	<i>II</i>	FRINTN	1	1	0	0	1	0	0	0	1	0	0	0	0			Rn					Rd		
495	<i>II</i>	FRINTP	1	1	0	0	1	0	0	1	1	0	0	0	0			Rn					Rd		
496	<i>II</i>	FRINTM	1	1	0	0	1	0	1	0	1	0	0	0	0			Rn					Rd		
497	<i>II</i>	FRINTZ	1	1	0	0	1	0	1	1	1	0	0	0	0			Rn					Rd		
498	<i>II</i>	FRINTA	1	1	0	0	1	1	0	0	1	0	0	0	0			Rn					Rd		
499	<i>II</i>	FRINTX	1	1	0	0	1	1	1	0	1	0	0	0	0			Rn					Rd		
500	<i>II</i>	FRINTI	1	1	0	0	1	1	1	1	1	0	0	0	0			Rn					Rd		
501	<i>II</i>	FCVT	1	1	0	0	0	1	0	0	1	0	0	0	0			Rn					Rd		
502	<i>II</i>	FCVT	1	1	0	0	0	1	0	1	1	0	0	0	0			Rn					Rd		
503	// FI	oating-point<->integer conv	ре	1	rmo	ode	op	coc	le	0	0	0	0	0	0			Rn					Rd		
504	<i>II</i>	FCVTNS	0	1	0	0	0	0	0	0	0	0	0	0	0			Rn					Rd		
505	<i>II</i>	FCVTNU	0	1	0	0	0	0	1	0	0	0	0	0	0			Rn					Rd		
506	<i>II</i>	SCVTF	0	1	0	0	0	1	0	0	0	0	0	0	0			Rn					Rd		
507	<i>II</i>	UCVTF	0	1	0	0	0	1	1	0	0	0	0	0	0			Rn					Rd		
508	<i>II</i>	FCVTAS	0	1	0	0	1	0	0	0	0	0	0	0	0			Rn					Rd		
509	<i>II</i>	FCVTAU	0	1	0	0	1	0	1	0	0	0	0	0	0			Rn					Rd		
510	<i>II</i>	FMOV	0	1	0	0	1	1	0	0	0	0	0	0	0			Rn					Rd		
511	//	FMOV	0	1	0	0	1	1	1	0	0	0	0	0	0			Rn					Rd		
512		FCVTPS	0	1	0	1	0	0	0	0	0	0	0	0	0			Rn					Rd		
513	<i>II</i>	FCVTPU	0	1	0	1	0	0	1	0	0	0	0	0	0			Rn					Rd		
514	<i>II</i>	FCVTMS	0	1	1	0	0	0	0	0	0	0	0	0	0			Rn					Rd		
515	<i>II</i>	FCVTMU	0	1	1	0	0	0	1	0	0	0	0	0	0			Rn					Rd		

1 in_use	Opcode	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
516 //	FCVTZS	0	1	1	1	0	0	0	0	0	0	0	0	0			Rn					Rd		
517 //	FCVTZU	0	1	1	1	0	0	1	0	0	0	0	0	0			Rn					Rd		
518 //	FCVTNS	1	1	0	0	0	0	0	0	0	0	0	0	0			Rn					Rd		
519 //	FCVTNU	1	1	0	0	0	0	1	0	0	0	0	0	0			Rn					Rd		
520 //	SCVTF	1	1	0	0	0	1	0	0	0	0	0	0	0			Rn					Rd		
521 //	UCVTF	1	1	0	0	0	1	1	0	0	0	0	0	0			Rn					Rd		
522 //	FCVTAS	1	1	0	0	1	0	0	0	0	0	0	0	0			Rn					Rd		
523 //	FCVTAU	1	1	0	0	1	0	1	0	0	0	0	0	0			Rn					Rd		
524 //	FCVTPS	1	1	0	1	0	0	0	0	0	0	0	0	0			Rn					Rd		
525 //	FCVTPU	1	1	0	1	0	0	1	0	0	0	0	0	0			Rn					Rd		
526 //	FCVTMS	1	1	1	0	0	0	0	0	0	0	0	0	0			Rn					Rd		
₅₂₇ //	FCVTMU	1	1	1	0	0	0	1	0	0	0	0	0	0			Rn					Rd		
528 //	FCVTZS	1	1	1	1	0	0	0	0	0	0	0	0	0			Rn					Rd		
₅₂₉ //	FCVTZU	1	1	1	1	0	0	1	0	0	0	0	0	0			Rn					Rd		
₅₃₀ //	FCVTNS	0	1	0	0	0	0	0	0	0	0	0	0	0			Rn					Rd		
₅₃₁ //	FCVTNU	0	1	0	0	0	0	1	0	0	0	0	0	0			Rn					Rd		
532 //	SCVTF	0	1	0	0	0	1	0	0	0	0	0	0	0			Rn					Rd		
533 //	UCVTF	0	1	0	0	0	1	1	0	0	0	0	0	0			Rn					Rd		
534 //	FCVTAS	0	1	0	0	1	0	0	0	0	0	0	0	0			Rn					Rd		
535 //	FCVTAU	0	1	0	0	1	0	1	0	0	0	0	0	0			Rn					Rd		
536 //	FCVTPS	0	1	0	1	0	0	0	0	0	0	0	0	0			Rn					Rd		
537 //	FCVTPU	0	1	0	1	0	0	1	0	0	0	0	0	0			Rn					Rd		
538 //	FCVTMS	0	1	1	0	0	0	0	0	0	0	0	0	0			Rn					Rd		
539 //	FCVTMU	0	1	1	0	0	0	1	0	0	0	0	0	0			Rn					Rd		
₅₄₀ //	FCVTZS	0	1	1	1	0	0	0	0	0	0	0	0	0			Rn					Rd		
541 //	FCVTZU	0	1	1	1	0	0	1	0	0	0	0	0	0			Rn					Rd		
542 //	FCVTNS	1	1	0	0	0	0	0	0	0	0	0	0	0			Rn					Rd		
543 //	FCVTNU	1	1	0	0	0	0	1	0	0	0	0	0	0			Rn					Rd		
544 //	SCVTF	1	1	0	0	0	1	0	0	0	0	0	0	0			Rn					Rd		
545 //	UCVTF	1	1	0	0	0	1	1	0	0	0	0	0	0			Rn					Rd		
546 //	FCVTAS	1	1	0	0	1	0	0	0	0	0	0	0	0			Rn					Rd		
547 //	FCVTAU	1	1	0	0	1	0	1	0	0	0	0	0	0			Rn					Rd		
548 //	FMOV	1	1	0	0	1	1	0	0	0	0	0	0	0			Rn					Rd		
549 //	FMOV	1	1	0	0	1	1	1	0	0	0	0	0	0			Rn					Rd		
•	= -	•	•	-	-	-	•	•	_	-	-	-	_	-										

1	in_use	Opcode	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
550	//	FCVTPS	1	1	0	1	0	0	0	0	0	0	0	0	0			Rn					Rd		
551	<i>II</i>	FCVTPU	1	1	0	1	0	0	1	0	0	0	0	0	0			Rn					Rd		
552	<i>II</i>	FCVTMS	1	1	1	0	0	0	0	0	0	0	0	0	0			Rn					Rd		
553	<i>II</i>	FCVTMU	1	1	1	0	0	0	1	0	0	0	0	0	0			Rn					Rd		
554	<i>II</i>	FCVTZS	1	1	1	1	0	0	0	0	0	0	0	0	0			Rn					Rd		
555	<i>II</i>	FCVTZU	1	1	1	1	0	0	1	0	0	0	0	0	0			Rn					Rd		
556	<i>II</i>	FMOV	0	1	0	1	1	1	0	0	0	0	0	0	0			Rn					Rd		
557	<i>II</i>	FMOV	0	1	0	1	1	1	1	0	0	0	0	0	0			Rn					Rd		
558	// F	loating-point data-processi	пре	о1			Rm			о0			Ra					Rn					Rd		
559	//	FMADD	0	0			Rm			0			Ra					Rn					Rd		
560	//	FMSUB	0	0			Rm			1			Ra					Rn					Rd		
561	//	FNMADD	0	1			Rm			0			Ra					Rn					Rd		
562	//	FNMSUB	0	1			Rm			1			Ra					Rn					Rd		
563	//	FMADD	1	0			Rm			0			Ra					Rn					Rd		
564	//	FMSUB	1	0			Rm			1			Ra					Rn					Rd		
565	//	FNMADD	1	1			Rm			0			Ra					Rn					Rd		
566	//	FNMSUB	1	1			Rm			1			Ra					Rn					Rd		
567	// A	dvSIMD scalar three same	ze	1			Rm				O	oco	de		1			Rn					Rd		
568	//	SQADD	-	1			Rm			0	0	0	0	1	1			Rn					Rd		
569	<i>II</i>	SQSUB	-	1			Rm			0	0	1	0	1	1			Rn					Rd		
570	<i>II</i>	CMGT	-	1			Rm			0	0	1	1	0	1			Rn					Rd		
571		CMGE	-	1			Rm			0	0	1	1	1	1			Rn					Rd		
572		SSHL	-	1			Rm			0	1	0	0	0	1			Rn					Rd		
573	//	SQSHL	-	1			Rm			0	1	0	0	1	1			Rn					Rd		
574	<i>II</i>	SRSHL	-	1			Rm			0	1	0	1	0	1			Rn					Rd		
575	<i>II</i>	SQRSHL	-	1			Rm			0	1	0	1	1	1			Rn					Rd		
576	<i>II</i>	ADD	-	1			Rm			1	0	0	0	0	1			Rn					Rd		
577	<i>II</i>	CMTST	-	1			Rm			1	0	0	0	1	1			Rn					Rd		
578	<i>II</i>	SQDMULH	-	1			Rm			1	0	1	1	0	1			Rn					Rd		
579	//	FMULX	-	1			Rm			1	1	0	1	1	1			Rn					Rd		
580		FCMEQ	-	1			Rm			1	1	1	0	0	1			Rn					Rd		
581		FRECPS	-	1			Rm			1	1	1	1	1	1			Rn					Rd		
582		FRSQRTS	-	1			Rm			1	1	1	1	1	1			Rn					Rd		
583	<i>II</i>	UQADD	-	1			Rm			0	0	0	0	1	1			Rn					Rd		ŀ

1	in_use	Opcode	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
584	//	UQSUB	-	1			Rm			0	0	1	0	1	1			Rn					Rd		
585	//	CMHI	-	1			Rm			0	0	1	1	0	1			Rn					Rd		
586	//	CMHS	-	1			Rm			0	0	1	1	1	1			Rn					Rd		
587	<i>II</i>	USHL	-	1			Rm			0	1	0	0	0	1			Rn					Rd		
588	//	UQSHL	-	1			Rm			0	1	0	0	1	1			Rn					Rd		
589	//	URSHL	-	1			Rm			0	1	0	1	0	1			Rn					Rd		
590	//	UQRSHL	-	1			Rm			0	1	0	1	1	1			Rn					Rd		
591	//	SUB	-	1			Rm			1	0	0	0	0	1			Rn					Rd		
592	//	CMEQ	-	1			Rm			1	0	0	0	1	1			Rn					Rd		
593	//	SQRDMULH	-	1			Rm			1	0	1	1	0	1			Rn					Rd		
594	//	FCMGE	-	1			Rm			1	1	1	0	0	1			Rn					Rd		
595	//	FACGE	-	1			Rm			1	1	1	0	1	1			Rn					Rd		
596	//	FABD	-	1			Rm			1	1	0	1	0	1			Rn					Rd		
597	//	FCMGT	-	1			Rm			1	1	1	0	0	1			Rn					Rd		
598	//	FACGT	-	1			Rm			1	1	1	0	1	1			Rn					Rd		
599	// A	dvSIMD scalar three diff	ererze	1			Rm				орс	ode		0	0			Rn					Rd		
600	//	SQDMLAL	<u>z</u> e	1			Rm			1	0	0	1	0	0			Rn					Rd		
601	//	SQDMLAL2	<u>że</u>	1			Rm			1	0	0	1	0	0			Rn					Rd		
602	//	SQDMLSL	<u>że</u>	1			Rm			1	0	1	1	0	0			Rn					Rd		
603		SQDMLSL2	<u>z</u> e	1			Rm			1	0	1	1	0	0			Rn					Rd		
604	//	SQDMULL	<u>że</u>	1			Rm			1	1	0	1	0	0			Rn					Rd		
605	<i>II</i>	SQDMULL2	<u>z</u> e	1			Rm			1	1	0	1	0	0			Rn					Rd		
606		dvSIMD scalar two-reg n	niscze	1	0	0	0	0		O	рсо	de		1	0			Rn					Rd		
607		SUQADD	-	1	0	0	0	0	0	0	0	1	1	1	0			Rn					Rd		
608		SQABS	-	1	0	0	0	0	0	0	1	1	1	1	0			Rn					Rd		
609		CMGT	-	1	0	0	0	0	0	1	0	0	0	1	0			Rn					Rd		
610		CMEQ	-	1	0	0	0	0	0	1	0	0	1	1	0			Rn					Rd		
611		CMLT	-	1	0	0	0	0	0	1	0	1	0	1	0			Rn					Rd		
612		ABS	-	1	0	0	0	0	0	1	0	1	1	1	0			Rn					Rd		
613		SQXTN	-	1	0	0	0	0	1	0	1	0	0	1	0			Rn					Rd		
614		SQXTN2	-	1	0	0	0	0	1	0	1	0	0	1	0			Rn					Rd		
615		FCVTNS	-	1	0	0	0	0	1	1	0	1	0	1	0			Rn					Rd		
616		FCVTMS	-	1	0	0	0	0	1	1	0	1	1	1	0			Rn					Rd		
617	<i>II</i>	FCVTAS	-	1	0	0	0	0	1	1	1	0	0	1	0			Rn					Rd		

618	1 in_use	Opcode	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
620 FCMEQ	618 //	SCVTF	-	1	0	0	0	0	1	1	1	0	1	1	0			Rn					Rd		
621 FCMLT	619 //	FCMGT	-	1	0	0	0	0	0	1	1	0	0	1	0			Rn					Rd		
622 FCVTPS	620 //	FCMEQ	-	1	0	0	0	0	0	1	1	0	1	1	0			Rn					Rd		
623 FCVTZS	621 //	FCMLT	-	1	0	0	0	0	0	1	1	1	0	1	0			Rn					Rd		
624	622 //	FCVTPS	-	1	0	0	0	0	1	1	0	1	0	1	0			Rn					Rd		
625 FRECPX	623 <i>II</i>	FCVTZS	-	1	0	0	0	0	1	1	0	1	1	1	0			Rn					Rd		
626 USQADD	624 //	FRECPE	-	1	0	0	0	0	1	1	1	0	1	1	0			Rn					Rd		
627 SQNEG	625 //	FRECPX	-	1	0	0	0	0	1	1	1	1	1	1	0			Rn					Rd		
628 CMGE	626 //	USQADD	-	1	0	0	0	0	0	0	0	1	1	1	0			Rn					Rd		
629	627 //	SQNEG	-	1	0	0	0	0	0	0	1	1	1	1	0			Rn					Rd		
630 NEG	628 <i>II</i>	CMGE	-	1	0	0	0	0	0	1	0	0	0	1	0			Rn					Rd		
631 SQXTUN	629 //	CMLE	-	1	0	0	0	0	0	1	0	0	1	1	0			Rn					Rd		
632	630 //	NEG	-	1	0	0	0	0	0	1	0	1	1	1	0			Rn					Rd		
633 UQXTN	631 //	SQXTUN	-	1	0	0	0	0	1	0	0	1	0	1	0			Rn					Rd		
634	632 //	SQXTUN2	-	1	0	0	0	0	1	0	0	1	0	1	0			Rn					Rd		
635	633 <i> </i>	UQXTN	-	1	0	0	0	0	1	0	1	0	0	1	0			Rn					Rd		
636 FCVTXN2	634 <i> </i>	UQXTN2	-	1	0	0	0	0	1	0	1	0	0	1	0			Rn					Rd		
637 FCVTNU	635 //	FCVTXN	-	1	0	0	0	0	1	0	1	1	0	1	0			Rn					Rd		
638	636 <i> </i>	FCVTXN2	-	1	0	0	0	0	1	0	1	1	0	1	0			Rn					Rd		
639 FCVTAU	637 //	FCVTNU	-	1	0	0	0	0	1	1	0	1	0	1	0			Rn					Rd		
639 FCVTAU	638 <i> </i>	FCVTMU	-	1	0	0	0	0	1	1	0	1	1	1	0			Rn					Rd		
641	639 <i> </i>	FCVTAU	-	1	0	0	0	0	1	1	1	0	0	1	0			Rn					Rd		
642	640 //	UCVTF	-	1	0	0	0	0	1	1	1	0	1	1	0			Rn					Rd		
643 // FCVTPU - 1 0 0 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 0 1 1 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 <td< td=""><td>641 //</td><td>FCMGE</td><td>-</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td></td><td></td><td>Rn</td><td></td><td></td><td></td><td></td><td>Rd</td><td></td><td></td></td<>	641 //	FCMGE	-	1	0	0	0	0	0	1	1	0	0	1	0			Rn					Rd		
644	642 //	FCMLE	-	1	0	0	0	0	0	1	1	0	1	1	0			Rn					Rd		
645 FRSQRTE	643 //	FCVTPU	-	1	0	0	0	0	1	1	0	1	0	1	0			Rn					Rd		
646 // AdvSIMD scalar pairwise ze 1 1 0 0 opcode 1 0 Rn Rd 647 // ADDP - 1 1 0 0 1 1 0 1 1 0 Rn Rd 648 // FMAXNMP - 1 1 0 0 0 1 1 0 0 Rn Rd 649 // FADDP - 1 1 0 0 0 1 1 0 Rn Rd 650 // FMAXP - 1 1 0 0 0 1 1 1 0 Rn Rd	644 //	FCVTZU	-	1	0	0	0	0	1	1	0	1	1	1	0			Rn					Rd		
647 ADDP - 1 1 0 0 0 1 1 0 0 1 1 0 Rn Rd 648 FMAXNMP - 1 1 0 0 0 0 1 1 0 Rn Rd 649 FADDP - 1 1 0 0 0 0 1 1 0 Rn Rd 650 FMAXP - 1 1 0 0 0 0 1 1 1 0 Rn Rd	645 //	FRSQRTE	-	1	0	0	0	0	1	1	1	0	1	1	0			Rn					Rd		
648 FMAXNMP - 1 1 0 0 0 0 1 1 0 Rn Rd 649 FADDP - 1 1 0 0 0 1 1 0 Rn Rd 650 FMAXP - 1 1 0 0 0 0 1 1 1 1 0 Rn Rd	646 // A	dvSIMD scalar pairwise	ze	1	1	0	0	0		O	ococ	de		1	0			Rn					Rd		
648 FMAXNMP - 1 1 0 0 0 0 1 1 0 Rn Rd 649 FADDP - 1 1 0 0 0 1 1 0 Rn Rd 650 FMAXP - 1 1 0 0 0 0 1 1 1 1 0 Rn Rd		ADDP	-	1	1	0	0	0	1	1	0	1	1	1	0			Rn					Rd		
649 // FADDP - 1 1 0 0 0 0 1 1 0 1 1 0 Rn Rd 650 // FMAXP - 1 1 0 0 0 0 1 1 1 1 0 Rn Rd		FMAXNMP	-	1	1	0	0	0	0	1	1	0	0	1	0			Rn					Rd		
		FADDP	-	1	1	0	0	0	0	1	1	0	1	1	0			Rn					Rd		
	650 //	FMAXP	-	1	1	0	0	0	0	1	1	1	1	1	0			Rn					Rd		
	651 //	FMINNMP	-	1	1	0	0	0	0	1	1	0	0	1	0			Rn					Rd		

1 i	n_use	e Opcode	22	21	20	19	18 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
652 /	7	FMINP	-	1	1	0	0 0	0	1	1	1	1	1	0			Rn					Rd		
653 /	<i>'</i>	AdvSIMD scalar copy	0	0		i	mm5		0		imr	m4		1			Rn					Rd		
654 /	1	DUP	0	0	-	-		-	0	0	0	0	0	1			Rn					Rd		
655 /	<i>I</i>	AdvSIMD scalar x indexed ele	ze	L	M		Rm			орс	ode		Н	0			Rn					Rd		
656 /	1	SQDMLAL	-	L	М		Rm		0	0	1	1	Н	0			Rn					Rd		
657 /	1	SQDMLAL2	-	L	М		Rm		0	0	1	1	Н	0			Rn					Rd		
658 /	1	SQDMLSL	-	L	М		Rm		0	1	1	1	Н	0			Rn					Rd		
659 /	1	SQDMLSL2	-	L	М		Rm		0	1	1	1	Н	0			Rn					Rd		
660 /	1	SQDMULL	-	L	М		Rm		1	0	1	1	Н	0			Rn					Rd		
661 /	1	SQDMULL2	-	L	М		Rm		1	0	1	1	Н	0			Rn					Rd		
662 /	1	SQDMULH	-	L	М		Rm		1	1	0	0	Н	0			Rn					Rd		
663 /	1	SQRDMULH	-	L	М		Rm		1	1	0	1	Н	0			Rn					Rd		
664 /	1	FMLA	-	L	М		Rm		0	0	0	1	Н	0			Rn					Rd		
665 /	1	FMLS	-	L	М		Rm		0	1	0	1	Н	0			Rn					Rd		
666 /	1	FMUL	-	L	М		Rm		1	0	0	1	Н	0			Rn					Rd		
667 /	1	FMULX	-	L	М		Rm		1	0	0	1	Н	0			Rn					Rd		
668 /	1 .	AdvSIMD scalar shift by imme	ŧ	im	mh		imm	b		op	ocod	le		1			Rn					Rd		
669 /		SSHR		imi	mh		imm	b	0	0	0	0	0	1			Rn					Rd		
670 /	1	SSRA		imi	mh		imm	b	0	0	0	1	0	1			Rn					Rd		
671 /		SRSHR		imi	mh		imm	b	0	0	1	0	0	1			Rn					Rd		
672 /		SRSRA		imi	mh		imm	b	0	0	1	1	0	1			Rn					Rd		
673 /		SHL		imi	mh		imm	b	0	1	0	1	0	1			Rn					Rd		
674 /	1	SQSHL		imi	mh		imm	b	0	1	1	1	0	1			Rn					Rd		
675 /	1	SQSHRN		imi	mh		imm	b	1	0	0	1	0	1			Rn					Rd		
676 /		SQSHRN2		imi	mh		imm	b	1	0	0	1	0	1			Rn					Rd		
677 /	1	SQRSHRN		imi	mh		imm	b	1	0	0	1	1	1			Rn					Rd		
678 /		SQRSHRN2		imi	mh		imm	b	1	0	0	1	1	1			Rn					Rd		
679 /	1	SCVTF		imi	mh		imm	b	1	1	1	0	0	1			Rn					Rd		
680 /	7	FCVTZS		imi	mh		imm	b	1	1	1	1	1	1			Rn					Rd		
681 /		USHR		imi	mh		imm	b	0	0	0	0	0	1			Rn					Rd		
682 /	1	USRA		imi	mh		imm	b	0	0	0	1	0	1			Rn					Rd		
683 <i>I</i>		URSHR		imi	mh		imm	b	0	0	1	0	0	1			Rn					Rd		
684 /	1	URSRA		imi	mh		imm	b	0	0	1	1	0	1			Rn					Rd		
685 /	1	SRI		imi	mh		imm	b	0	1	0	0	0	1			Rn					Rd		

1	in_us	e O	pcode	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
686	//	SL	.l		imı	mh		İI	nmb)	0	1	0	1	0	1			Rn					Rd		
687	//	SC	QSHLU		imı	mh		İI	nmb)	0	1	1	0	0	1			Rn					Rd		
688	//	U	QSHL		imı	mh		İI	nmb)	0	1	1	1	0	1			Rn					Rd		
689	//	SC	QSHRUN		imı	mh		İI	nmb)	1	0	0	0	0	1			Rn					Rd		
690	//	SC	QSHRUN2		imı	mh		İI	nmb)	1	0	0	0	0	1			Rn					Rd		
691	//	SC	QRSHRUN		imi	mh		İI	nmb)	1	0	0	0	1	1			Rn					Rd		
692	//	SC	QRSHRUN2		imi	mh		İI	nmb)	1	0	0	0	1	1			Rn					Rd		
693	//	U	QSHRN		imi	mh		İI	nmb)	1	0	0	1	0	1			Rn					Rd		
694	//	U	QRSHRN		imi	mh		İI	nmb)	1	0	0	1	1	1			Rn					Rd		
695	//	U	QRSHRN2		imi	mh		İI	nmb)	1	0	0	1	1	1			Rn					Rd		
696	//	U	CVTF		imi	mh		İI	nmb)	1	1	1	0	0	1			Rn					Rd		
697	//	FC	CVTZU		imi	mh		İI	nmb)	1	1	1	1	1	1			Rn					Rd		
698	//	Crypt	o three-reg SHA	ze	0			Rm			0	o	ococ	de	0	0			Rn					Rd		
699	//	SH	HA1C	0	0			Rm			0	0	0	0	0	0			Rn					Rd		
700	//	SH	HA1P	0	0			Rm			0	0	0	1	0	0			Rn					Rd		
701	//	SH	HA1M	0	0			Rm			0	0	1	0	0	0			Rn					Rd		
702	//	SH	HA1SU0	0	0			Rm			0	0	1	1	0	0			Rn					Rd		
703	//	SH	HA256H	0	0			Rm			0	1	0	0	0	0			Rn					Rd		
704	//	SH	HA256H2	0	0			Rm			0	1	0	1	0	0			Rn					Rd		
705	//	SH	1A256SU1	0	0			Rm			0	1	1	0	0	0			Rn					Rd		
706	//	Crypt	o two-reg SHA	ze	1	0	1	0	0		o	oco	de		1	0			Rn					Rd		
707	//	SH	HA1H	0	1	0	1	0	0	0	0	0	0	0	1	0			Rn					Rd		
708	//	SH	HA1SU1	0	1	0	1	0	0	0	0	0	0	1	1	0			Rn					Rd		
709	//	SH	1A256SU0	0	1	0	1	0	0	0	0	0	1	0	1	0			Rn					Rd		
710	//	Crypt	o AES	ze	1	0	1	0	0		o	oco	de		1	0			Rn					Rd		
711	//	AE	SE	0	1	0	1	0	0	0	0	1	0	0	1	0			Rn					Rd		
712	//	AE	SD	0	1	0	1	0	0	0	0	1	0	1	1	0			Rn					Rd		
713	//	AE	SMC	0	1	0	1	0	0	0	0	1	1	0	1	0			Rn					Rd		
714	//	AE	SIMC	0	1	0	1	0	0	0	0	1	1	1	1	0			Rn					Rd		
715	//	AdvS	IMD three same	ze	1			Rm				o	ococ	de		1			Rn					Rd		
716	//	SH	HADD	-	1			Rm			0	0	0	0	0	1			Rn					Rd		
717	//	SC	QADD	-	1			Rm			0	0	0	0	1	1			Rn					Rd		
718	//	SF	RHADD	-	1			Rm			0	0	0	1	0	1			Rn					Rd		
719	<i>II</i>	SH	HSUB	-	1			Rm			0	0	1	0	0	1			Rn					Rd		

720 I SQSUB - 1 Rm 0 0 1 0 1 1 Rn Rd 721 I CMGT - 1 Rm 0 0 1 1 0 1 Rn Rd 722 I CMGE - 1 Rm 0 0 1 1 Rn Rd 723 I SSHL Vector - 1 Rm 0 1 0 0 0 1 Rn Rd 724 I SQSHL - 1 Rm 0 1 0 0 1 Rn Rd 725 I SRSHL - 1 Rm 0 1 0 1 Rn Rd 726 I SQRSHL - 1 Rm 0 1 0 1 1 Rn Rd 727 I SMAX - 1 Rm 0 1 1 0 <t< th=""></t<>
722 // CMGE - 1 Rm 0 0 1 1 1 1 1 1 Rn Rd 723 // SSHL Vector - 1 Rm 0 1 0 0 0 1 Rn Rd 724 // SQSHL - 1 Rm 0 1 0 1 0 1 Rn Rd 725 // SRSHL - 1 Rm 0 1 0 1 0 1 Rn Rd 726 // SQRSHL - 1 Rm 0 1 0 1 1 1 Rn Rn Rd 727 // SMAX - 1 Rm 0 1 1 0 1 1 Rn Rn Rd 728 // SMIN - 1 Rm 0 1 1 0 1 Rn Rn Rd 729 // SABD - 1 Rm 0 1 1 0 1 Rn Rn Rd 730 // SABA - 1 Rm 0 1 1 1 1 Rn Rn Rd 731 // ADD - 1 Rm 1 0 0 0 0 1 1 Rn Rn Rd 732 // CMTST - 1 Rm 1 0 0 0 0 1 0 1 Rn Rn Rd 733 // MLA - 1 Rm 1 0 0 0 1 0 1 0 1 Rn Rn
723 I SSHL Vector - 1 Rm 0 1 0 0 0 1 Rn Rd 724 I SQSHL - 1 Rm 0 1 0 0 1 1 Rn Rd 725 I SRSHL - 1 Rm 0 1 0 1 0 1 Rn Rd 726 I SQRSHL - 1 Rm 0 1 0 1 1 Rn Rd 727 I SMAX - 1 Rm 0 1 1 0 0 1 Rn Rd 728 I SMIN - 1 Rm 0 1 1 0 1 Rn Rn Rd 729 I SABD - 1 Rm 0 1 1 1 0 1 Rn Rn Rd 730 I SABA - 1 Rm 0 1 1 1 1 Rn Rn Rd 731 I ADD - 1 Rm 1 0 0 0 0 1 Rn Rn Rd 732 I CMTST - 1 Rm 1 0 0 0 1 0 1 Rn Rn Rd 733 I MLA - 1 Rm 1 0 0 0 1 0 1 Rn Rn Rd
724 I SQSHL - 1 Rm 0 1 0 0 1 1 Rn Rd 725 I SRSHL - 1 Rm 0 1 0 1 0 1 Rn Rd 726 I SQRSHL - 1 Rm 0 1 0 1 1 1 Rn Rn Rd 727 I SMAX - 1 Rm 0 1 1 0 0 1 Rn Rn Rd 728 I SMIN - 1 Rm 0 1 1 0 1 Rn Rn Rd 729 I SABD - 1 Rm 0 1 1 1 0 1 Rn Rn Rd 730 I SABA - 1 Rm 0 1 1 1 1 1 Rn Rn Rd 731 I ADD - 1 Rm 1 0 0 0 0 1 1 Rn Rn Rd 732 I CMTST - 1 Rm 1 0 0 0 1 0 1 Rn Rn Rd 733 I MLA - 1 Rm 1 0 0 0 1 0 1 Rn Rn Rd
725 I SRSHL - 1 Rm 0 1 0 1 0 1 Rn Rd 726 I SQRSHL - 1 Rm 0 1 0 1 1 1 Rn Rd 727 I SMAX - 1 Rm 0 1 1 0 0 1 Rn Rd 728 I SMIN - 1 Rm 0 1 1 0 0 1 Rn Rd 729 I SABD - 1 Rm 0 1 1 1 0 1 Rn Rd 730 I SABA - 1 Rm 0 1 1 1 1 1 Rn Rn Rd 731 I ADD - 1 Rm 1 0 0 0 0 1 1 Rn Rn Rd 732 I CMTST - 1 Rm 1 0 0 0 1 0 1 Rn Rn Rd 733 I MLA - 1 Rm 1 0 0 0 1 0 1 Rn Rn Rd
726 I SQRSHL - 1 Rm 0 1 0 1 1 1 1 Rn Rd 727 I SMAX - 1 Rm 0 1 1 0 0 1 Rn Rd 728 I SMIN - 1 Rm 0 1 1 0 0 1 Rn Rd 729 I SABD - 1 Rm 0 1 1 1 0 1 Rn Rn Rd 730 I SABA - 1 Rm 0 1 1 1 1 1 1 Rn Rn Rd 731 II ADD - 1 Rm 1 0 0 0 0 1 1 Rn Rn Rd 732 I CMTST - 1 Rm 1 0 0 0 1 0 1 Rn Rn Rd 733 I MLA - 1 Rm 1 0 0 0 1 0 1 Rn Rn Rd
727 I SMAX - 1 Rm 0 1 1 0 0 1 Rn Rd 728 I SMIN - 1 Rm 0 1 1 0 1 1 Rn Rd 729 I SABD - 1 Rm 0 1 1 1 0 1 Rn Rd 730 I SABA - 1 Rm 0 1 1 1 1 1 1 1 Rn Rd 731 I ADD - 1 Rm 1 0 0 0 0 1 1 Rn Rd 732 I CMTST - 1 Rm 1 0 0 0 1 0 1 Rn Rd 733 I MLA - 1 Rm 1 0 0 0 1 0 1 Rn Rd
728 // SMIN - 1 Rm 0 1 1 0 1 1 Rn Rd 729 // SABD - 1 Rm 0 1 1 1 0 1 Rn Rd 730 // SABA - 1 Rm 0 1 1 1 1 1 1 Rn Rd 731 // ADD - 1 Rm 1 0 0 0 0 1 1 Rn Rd 732 // CMTST - 1 Rm 1 0 0 0 1 0 1 Rn Rd 733 // MLA - 1 Rm 1 0 0 1 0 1 Rn Rd
729 I SABD - 1 Rm 0 1 1 1 0 1 Rn Rd 730 I SABA - 1 Rm 0 1 1 1 1 1 1 Rn Rd 731 I ADD - 1 Rm 1 0 0 0 0 1 Rn Rd 732 I CMTST - 1 Rm 1 0 0 0 1 1 Rn Rd 733 I MLA - 1 Rm 1 0 0 1 0 1 Rn Rd
730 SABA - 1 Rm 0 1 1 1 1 Rn Rd 731 ADD - 1 Rm 1 0 0 0 0 1 Rn Rd 732 CMTST - 1 Rm 1 0 0 0 1 1 Rn Rd 733 MLA - 1 Rm 1 0 0 1 0 1 Rn Rd
731 ADD - 1 Rm 1 0 0 0 0 1 Rn Rd 732 CMTST - 1 Rm 1 0 0 0 1 1 Rn Rd 733 MLA - 1 Rm 1 0 0 1 0 1 Rn Rd
731 ADD - 1 Rm 1 0 0 0 0 1 Rn Rd 732 CMTST - 1 Rm 1 0 0 0 1 1 Rn Rd 733 MLA - 1 Rm 1 0 0 1 0 1 Rn Rd
733 // MLA - 1 Rm 1 0 0 1 0 1 Rn Rd
734 // MUL - 1 Rm 1 0 0 1 1 1 Rn Rd
735 // SMAXP - 1 Rm 1 0 1 0 0 1 Rn Rd
736 // SMINP - 1 Rm 1 0 1 0 1 1 Rn Rd
737 // SQDMULH - 1 Rm 1 0 1 1 0 1 Rn Rd
738 // ADDP - 1 Rm 1 0 1 1 1 Rn Rd
739 // FMAXNM - 1 Rm 1 1 0 0 0 1 Rn Rd
740 // FMLA - 1 Rm 1 1 0 0 1 1 Rn Rd
741 // FADD - <mark>1</mark> Rm 1 1 0 1 0 <mark>1</mark> Rn Rd
742 // FMULX - 1 Rm 1 1 0 1 1 1 Rn Rd
743 // FCMEQ - 1 Rm 1 1 1 0 0 1 Rn Rd
744 // FMAX - 1 Rm 1 1 1 1 0 1 Rn Rd
745 // FRECPS - 1 Rm 1 1 1 1 1 Rn Rd
746 // AND 0 1 Rm 0 0 0 1 1 1 Rn Rd
747 // BIC 1 1 Rm 0 0 0 1 1 1 Rn Rd
748 // FMINNM - 1 Rm 1 1 0 0 0 1 Rn Rd
749 // FMLS - 1 Rm 1 1 0 0 1 1 Rn Rd
750 // FSUB - 1 Rm 1 1 0 1 0 1 Rn Rd
751 // FMIN - 1 Rm 1 1 1 1 0 1 Rn Rd
752 // FRSQRTS - 1 Rm 1 1 1 1 1 Rn Rd
753 // ORR 0 1 Rm 0 0 0 1 1 1 Rn Rd

1 in_use	Opcode	22	21	20 19 1	8 17	16 1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
754 	ORN	1	1	Rı	n		0	0	0	1	1	1			Rn					Rd		
755 	UHADD	-	1	Rı	m		0	0	0	0	0	1			Rn					Rd		
756 //	UQADD	-	1	Rı	m		0	0	0	0	1	1			Rn					Rd		
757 	URHADD	-	1	Rı	m		0	0	0	1	0	1			Rn					Rd		
758 //	UHSUB	-	1	Rı	m		0	0	1	0	0	1			Rn					Rd		
759 //	UQSUB	-	1	Rı	m		0	0	1	0	1	1			Rn					Rd		
760 //	CMHI	-	1	Rı	m		0	0	1	1	0	1			Rn					Rd		
761 //	CMHS	-	1	Rı	m		0	0	1	1	1	1			Rn					Rd		
₇₆₂ //	USHL	-	1	Rı	m		0	1	0	0	0	1			Rn					Rd		
763 //	UQSHL	-	1	Rı	m		0	1	0	0	1	1			Rn					Rd		
764 	URSHL	-	1	Rı	m		0	1	0	1	0	1			Rn					Rd		
765 	UQRSHL	-	1	Rı	m		0	1	0	1	1	1			Rn					Rd		
766 //	UMAX	-	1	Rı	m		0	1	1	0	0	1			Rn					Rd		
767 	UMIN	-	1	Rı	m		0	1	1	0	1	1			Rn					Rd		
768 //	UABD	-	1	Rı	m		0	1	1	1	0	1			Rn					Rd		
769 //	UABA	-	1	Rı	m		0	1	1	1	1	1			Rn					Rd		
770 //	SUB	-	1	Rı	m		1	0	0	0	0	1			Rn					Rd		
771 	CMEQ	-	1	Rı	m		1	0	0	0	1	1			Rn					Rd		
772 	MLS	-	1	Rı	m		1	0	0	1	0	1			Rn					Rd		
773 	PMUL	-	1	Rı	m		1	0	0	1	1	1			Rn					Rd		
774 	UMAXP	-	1	Rı	m		1	0	1	0	0	1			Rn					Rd		
775 	UMINP	-	1	Rı	m		1	0	1	0	1	1			Rn					Rd		
776 //	SQRDMULH	-	1	Rı	m		1	0	1	1	0	1			Rn					Rd		
777 	FMAXNMP	-	1	Rı	m		1	1	0	0	0	1			Rn					Rd		
778 	FADDP	-	1	Rı	m		1	1	0	1	0	1			Rn					Rd		
779 	FMUL	-	1	Rı	m		1	1	0	1	1	1			Rn					Rd		
780 //	FCMGE	-	1	Rı	m		1	1	1	0	0	1			Rn					Rd		
781 //	FACGE	-	1	Rı	m		1	1	1	0	1	1			Rn					Rd		
₇₈₂ //	FMAXP	-	1	Rı	m		1	1	1	1	0	1			Rn					Rd		
783 //	FDIV	-	1	Rı	m		1	1	1	1	1	1			Rn					Rd		
784 //	EOR	0	1	Rı	m		0	0	0	1	1	1			Rn					Rd		
785 //	BSL	1	1	Rı	m		0	0	0	1	1	1			Rn					Rd		
786 //	FMINNMP	-	1	Rı	m		1	1	0	0	0	1			Rn					Rd		
787 //	FABD	-	1	Ri	m		1	1	0	1	0	1			Rn					Rd		

1	in_use	Opcode	22	21	20 19	18 1	17 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
788	<i>II</i>	FCMGT	-	1		Rm		1	1	1	0	0	1			Rn					Rd		
789	<i>II</i>	FACGT	-	1		Rm		1	1	1	0	1	1			Rn					Rd		
790	<i>II</i>	FMINP	-	1		Rm		1	1	1	1	0	1			Rn					Rd		
791	<i>II</i>	BIT	0	1		Rm		0	0	0	1	1	1			Rn					Rd		
792	<i>II</i>	BIF	1	1		Rm		0	0	0	1	1	1			Rn					Rd		
793	// A	dvSIMD three different	ze	1		Rm			орс	ode		0	0			Rn					Rd		
794	<i>II</i>	SADDL	żе	1		Rm		0	0	0	0	0	0			Rn					Rd		
795	<i>II</i>	SADDL2	żе	1		Rm		0	0	0	0	0	0			Rn					Rd		
796	<i>II</i>	SADDW	<u>z</u> e	1		Rm		0	0	0	1	0	0			Rn					Rd		
797	<i>II</i>	SADDW2	<u>z</u> e	1		Rm		0	0	0	1	0	0			Rn					Rd		
798	<i>II</i>	SSUBL	<u>z</u> e	1		Rm		0	0	1	0	0	0			Rn					Rd		
799	<i>II</i>	SSUBL2	<u>z</u> e	1		Rm		0	0	1	0	0	0			Rn					Rd		
800	<i>II</i>	SSUBW	<u>z</u> e	1		Rm		0	0	1	1	0	0			Rn					Rd		
801	<i>II</i>	SSUBW2	<u>z</u> e	1		Rm		0	0	1	1	0	0			Rn					Rd		
802	<i>II</i>	ADDHN	<u>z</u> e	1		Rm		0	1	0	0	0	0			Rn					Rd		
803	<i>II</i>	ADDHN2	<u>z</u> e	1		Rm		0	1	0	0	0	0			Rn					Rd		
804	<i>II</i>	SABAL	<u>z</u> e	1		Rm		0	1	0	1	0	0			Rn					Rd		
805	<i>II</i>	SABAL2	żе	1		Rm		0	1	0	1	0	0			Rn					Rd		
806	<i>II</i>	SUBHN	żе	1		Rm		0	1	1	0	0	0			Rn					Rd		
807	<i>II</i>	SUBHN2	<u>z</u> e	1		Rm		0	1	1	0	0	0			Rn					Rd		
808	<i>II</i>	SABDL	<u>z</u> e	1		Rm		0	1	1	1	0	0			Rn					Rd		
809	<i>II</i>	SABDL2	żе	1		Rm		0	1	1	1	0	0			Rn					Rd		
810	<i>II</i>	SMLAL	<u>z</u> e	1		Rm		1	0	0	0	0	0			Rn					Rd		
811	<i>II</i>	SMLAL2	<u>z</u> e	1		Rm		1	0	0	0	0	0			Rn					Rd		
812	<i>II</i>	SQDMLAL	<u>z</u> e	1		Rm		1	0	0	1	0	0			Rn					Rd		
813	<i>II</i>	SQDMLAL2	<u>z</u> e	1		Rm		1	0	0	1	0	0			Rn					Rd		
814	<i>II</i>	SMLSL	<u>z</u> e	1		Rm		1	0	1	0	0	0			Rn					Rd		
815	<i>II</i>	SMLSL2	<u>z</u> e	1		Rm		1	0	1	0	0	0			Rn					Rd		
816	<i>II</i>	SQDMLSL	zе	1		Rm		1	0	1	1	0	0			Rn					Rd		
817		SQDMLSL2	<u>z</u> e	1		Rm		1	0	1	1	0	0			Rn					Rd		
818	<i>II</i>	SMULL	żе	1		Rm		1	1	0	0	0	0			Rn					Rd		
819	<i>II</i>	SMULL2	żе	1		Rm		1	1	0	0	0	0			Rn					Rd		
820	<i>II</i>	SQDMULL	żе	1		Rm		1	1	0	1	0	0			Rn					Rd		
821	<i>II</i>	SQDMULL2	<u>z</u> e	1		Rm		1	1	0	1	0	0			Rn					Rd		

1 in_use	Opcode	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
822 <i> </i>	PMULL	<u>z</u> e	1			Rm			1	1	1	0	0	0			Rn					Rd		
823 <i> </i>	PMULL2	<u>ze</u>	1			Rm			1	1	1	0	0	0			Rn					Rd		
824 <i> </i>	UADDL	zе	1			Rm			0	0	0	0	0	0			Rn					Rd		
825 //	UADDL2	zе	1			Rm			0	0	0	0	0	0			Rn					Rd		
826 <i> </i>	UADDW	<u>ze</u>	1			Rm			0	0	0	1	0	0			Rn					Rd		
827 //	UADDW2	zе	1			Rm			0	0	0	1	0	0			Rn					Rd		
828 <i> </i>	USUBL	zе	1			Rm			0	0	1	0	0	0			Rn					Rd		
829 <i> </i>	USUBL2	zе	1			Rm			0	0	1	0	0	0			Rn					Rd		
830 //	USUBW	zе	1			Rm			0	0	1	1	0	0			Rn					Rd		
831 //	USUBW2	<u>z</u> e	1			Rm			0	0	1	1	0	0			Rn					Rd		
832 <i> </i>	RADDHN	<u>z</u> e	1			Rm			0	1	0	0	0	0			Rn					Rd		
833 <i> </i>	RADDHN2	<u>z</u> e	1			Rm			0	1	0	0	0	0			Rn					Rd		
834 <i> </i>	UABAL	<u>z</u> e	1			Rm			0	1	0	1	0	0			Rn					Rd		
835 <i> </i>	UABAL2	<u>z</u> e	1			Rm			0	1	0	1	0	0			Rn					Rd		
836 <i> </i>	RSUBHN	<u>z</u> e	1			Rm			0	1	1	0	0	0			Rn					Rd		
837 //	RSUBHN2	<u>z</u> e	1			Rm			0	1	1	0	0	0			Rn					Rd		
838 <i> </i>	UABDL	<u>z</u> e	1			Rm			0	1	1	1	0	0			Rn					Rd		
839 <i> </i>	UABDL2	<u>z</u> e	1			Rm			0	1	1	1	0	0			Rn					Rd		
840 <i> </i>	UMLAL	<u>z</u> e	1			Rm			1	0	0	0	0	0			Rn					Rd		
841 //	UMLAL2	<u>z</u> e	1			Rm			1	0	0	0	0	0			Rn					Rd		
842 <i> </i>	UMLSL	<u>z</u> e	1			Rm			1	0	1	0	0	0			Rn					Rd		
843 <i> </i>	UMLSL2	<u>z</u> e	1			Rm			1	0	1	0	0	0			Rn					Rd		
844 <i> </i>	UMULL	zе	1			Rm			1	1	0	0	0	0			Rn					Rd		
845 //	UMULL2	zе	1			Rm			1	1	0	0	0	0			Rn					Rd		
846 // Ad	lvSIMD two-reg misc	ze	1	0	0	0	0		op	СОС	de		1	0			Rn					Rd		
847 //	REV64	-	1	0	0	0	0	0	0	0	0	0	1	0			Rn					Rd		
848 <i> </i>	REV16	-	1	0	0	0	0	0	0	0	0	1	1	0			Rn					Rd		
849 <i> </i>	SADDLP	-	1	0	0	0	0	0	0	0	1	0	1	0			Rn					Rd		
850 //	SUQADD	-	1	0	0	0	0	0	0	0	1	1	1	0			Rn					Rd		
851 //	CLS	-	1	0	0	0	0	0	0	1	0	0	1	0			Rn					Rd		
852 //	CNT	-	1	0	0	0	0	0	0	1	0	1	1	0			Rn					Rd		
853 //	SADALP	-	1	0	0	0	0	0	0	1	1	0	1	0			Rn					Rd		
854 //	SQABS	-	1	0	0	0	0	0	0	1	1	1	1	0			Rn					Rd		
855 //	CMGT	-	1	0	0	0	0	0	1	0	0	0	1	0			Rn					Rd		

See CMEQ	1 in_use	Opcode	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
858 ABS	856 <i> </i>	CMEQ	-	1	0	0	0	0	0	1	0	0	1	1	0			Rn					Rd		
## SES XTN	857 //	CMLT	-	1	0	0	0	0	0	1	0	1	0	1	0			Rn					Rd		
860	858 //	ABS	-	1	0	0	0	0	0	1	0	1	1	1	0			Rn					Rd		
861 SQXTN	859 //	XTN	-	1	0	0	0	0	1	0	0	1	0	1	0			Rn					Rd		
862 SQXTN2	860 //	XTN2	-	1	0	0	0	0	1	0	0	1	0	1	0			Rn					Rd		
863	861 //	SQXTN	-	1	0	0	0	0	1	0	1	0	0	1	0			Rn					Rd		
864	862 //	SQXTN2	-	1	0	0	0	0	1	0	1	0	0	1	0			Rn					Rd		
865	863 <i> </i>	FCVTN	-	1	0	0	0	0	1	0	1	1	0	1	0			Rn					Rd		
866 // FCVTL2 - 1 0 0 0 1 1 1 1 0 Rn Rd 867 // FRINTN - 1 0 0 0 1 1 1 0 Rn Rd 868 // FRINTM - 1 0 0 0 1 1 0 Rn Rd 869 // FRINTM - 1 0 0 0 1 1 0 0 Rn Rd 869 // FOVTNS - 1 0 0 0 1 1 0 0 Rn Rd 870 // FOVTAS - 1 0 0 0 1 1 0 0 Rn Rd 871 // FOVTAS - 1 0 0 0 0 1 1 0 0 Rn Rd 872 // FOMGT -	864 //	FCVTN2	-	1	0	0	0	0	1	0	1	1	0	1	0			Rn					Rd		
867 FRINTN	865 //	FCVTL	-	1	0	0	0	0	1	0	1	1	1	1	0			Rn					Rd		
868 I FRINTM - 1 0 0 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 Rn Rd 869 I FCVTNS - 1 0 0 0 0 0 0 1 1 0 0 1 0 Rn Rd 870 I FCVTMS - 1 0 0 0 0 0 0 1 1 1 0 0 1 0 Rn Rd 871 I FCVTAS - 1 0 0 0 0 0 0 1 1 1 0 0 0 1 0 Rn Rd 871 I FCVTAS - 1 0 0 0 0 0 0 1 1 1 0 0 0 1 0 Rn Rd 872 I SCVTF - 1 0 0 0 0 0 0 1 1 1 0 0 Rn Rd 873 FCMGT - 1 0 0 0 0 0 0 0 1 1 1 0 0 Rn Rd 874 FCMEQ - 1 0 0 0 0 0 0 0 1 1 0 Rn Rd 875 FCMLT - 1 0 0 0 0 0 0 0 1 1 1 0 0 Rn Rd 876 FRINTP - 1 0 0 0 0 0 0 0 1 1 1 0 0 Rn Rd 877 FRINTP - 1 0 0 0 0 0 0 0 1 1 1 0 0 Rn Rd 878 FRINTZ - 1 0 0 0 0 0 0 0 1 1 1 0 0 Rn Rd 879 FRINTZ - 1 0 0 0 0 0 0 0 1 1 1 0 0 Rn Rd 880 FRINTZ - 1 0 0 0 0 0 0 0 0 1 1 1 0 0 Rn Rd 881 FRINTZ - 1 0 0 0 0 0 0 0 1 1 1 0 0 Rn Rn 883 FRINTZ - 1 0 0 0 0 0 0 0 0 1 1 1 0 0 Rn Rn 884 H UADDLP - 1 0 0 0 0 0 0 0 0 0 0 0 Rn Rn Rn <td>866 <i> </i></td> <td>FCVTL2</td> <td>-</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td></td> <td></td> <td>Rn</td> <td></td> <td></td> <td></td> <td></td> <td>Rd</td> <td></td> <td></td>	866 <i> </i>	FCVTL2	-	1	0	0	0	0	1	0	1	1	1	1	0			Rn					Rd		
869 // FCVTNS - 1 0 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 1 1 0 <	867 //	FRINTN	-	1	0	0	0	0	1	1	0	0	0	1	0			Rn					Rd		
869 // FCVTNS - 1 0 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 0 1 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 <	868 <i> </i>	FRINTM	-	1	0	0	0	0	1	1	0	0	1	1	0			Rn					Rd		
871		FCVTNS	-	1	0	0	0	0	1	1	0	1	0	1	0			Rn					Rd		
872 SCVTF - 1 0 0 0 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 0 1 1 0	870 //	FCVTMS	-	1	0	0	0	0	1	1	0	1	1	1	0			Rn					Rd		
873 I FCMGT - 1 0 0 0 0 1 1 0 0 1 0 0 0 1 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 1 0 0 0 0 0 1 1 1 0 0 0 0 0 1 1 1 0 <td< td=""><td>871 //</td><td>FCVTAS</td><td>-</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td></td><td></td><td>Rn</td><td></td><td></td><td></td><td></td><td>Rd</td><td></td><td></td></td<>	871 //	FCVTAS	-	1	0	0	0	0	1	1	1	0	0	1	0			Rn					Rd		
874 FCMEQ - 1 0 0 0 0 1 1 0 1 1 0 Rn Rd 875 FCMLT - 1 0 0 0 0 1 1 0 0 1 0 0 1 0 0 1 0 0 0 0 1 1 1 0 0 Rn Rd 877 FRINTP - 1 0 0 0 0 1 1 1 0 0 Rn Rd 878 FRINTZ - 1 0 0 0 1 1 0 0 Rn Rd 879 FCVTPS - 1 0 0 0 1 1 0 1 0 Rn Rd 880 FCVTZS - 1 0 0 0 1 1 0 0 1 0 Rn Rd 881 FRECPE - 1 0<	872 	SCVTF	-	1	0	0	0	0	1	1	1	0	1	1	0			Rn					Rd		
875 FCMLT - 1 0 0 0 0 0 0 1 1 1 1 0 0 1 0 Rn Rd 876 FABS - 1 0 0 0 0 0 0 1 1 1 1 0 0 Rn Rd 877 FRINTP - 1 0 0 0 0 0 1 1 1 0 0 0 0 Rn Rd 878 FRINTZ - 1 0 0 0 0 0 1 1 0 Rn Rd 879 FCVTPS - 1 0 0 0 0 0 1 1 0 Rn Rd 880 FCVTZS - 1 0 0 0 0 0 1 1 0 Rn Rd 881 URECPE - 1 0 0 0 0 0 1 1 1 0 0 1 0 Rn Rd 882 FRECPE - 1 0 0 0 0 0 0 1 1 1 0 0 1 0 Rn Rd 884 UADDLP - 1 0 0 0 0 0 0 0 0 0 0 0 Rn Rn Rd 885 USQADD - 1 0 0 0 0 0 0 0 0 0 0 Rn Rn Rd 887 UADALP - 1 0 0 0 0 0 0 0 0 Rn Rn Rd 887 UADALP - 1 0 0 0 Rn Rn Rd 888 SQNEG - 1 0 0 Rn Rn RR	873 //	FCMGT	-	1	0	0	0	0	0	1	1	0	0	1	0			Rn					Rd		
876	874 //	FCMEQ	-	1	0	0	0	0	0	1	1	0	1	1	0			Rn					Rd		
877 II FRINTP - 1 0 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 <	875 //	FCMLT	-	1	0	0	0	0	0	1	1	1	0	1	0			Rn					Rd		
877 II FRINTP - 1 0 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 <	876 //	FABS	-	1	0	0	0	0	0	1	1	1	1	1	0			Rn					Rd		
879 FCVTPS - 1 0 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 <td< td=""><td></td><td>FRINTP</td><td>-</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td></td><td></td><td>Rn</td><td></td><td></td><td></td><td></td><td>Rd</td><td></td><td></td></td<>		FRINTP	-	1	0	0	0	0	1	1	0	0	0	1	0			Rn					Rd		
880 II FCVTZS - 1 0 0 0 0 0 1 1 0 0 1 1 0 0 0 Rn Rd 881 II URECPE - 1 0 0 0 0 0 1 1 1 1 0 0 1 0 Rn Rd 882 II FRECPE - 1 0 0 0 0 0 1 1 1 1 0 0 1 1 0 Rn Rd 883 II REV32 - 1 0 0 0 0 0 0 0 0 0 0 0 0 0 Rn Rd 884 II UADDLP - 1 0 0 0 0 0 0 0 0 0 1 0 1 0 Rn Rd 885 II USQADD - 1 0 0 0 0 0 0 0 0 1 0 0 Rn Rd 886 II CLZ - 1 0 0 0 0 0 0 0 0 1 0 0 0 Rn Rd 887 II UADALP - 1 0 0 0 0 0 0 0 1 1 0 0 Rn Rn Rd 888 II SQNEG - 1 0 0 0 0 0 0 0 1 1 1 1 0 0 Rn Rn Rd	878 //	FRINTZ	-	1	0	0	0	0	1	1	0	0	1	1	0			Rn					Rd		
881 II URECPE - 1 0 0 0 0 1 1 1 1 0 0 0 1 0 Rn Rd 882 II FRECPE - 1 0 0 0 0 0 1 1 1 1 0 1 0 Rn Rd 883 II REV32 - 1 0 0 0 0 0 0 0 0 0 0 0 0 Rn Rn Rd 884 II UADDLP - 1 0 0 0 0 0 0 0 0 0 1 0 Rn Rn Rd 885 II USQADD - 1 0 0 0 0 0 0 0 0 0 1 1 0 Rn Rn Rd 886 II CLZ - 1 0 0 0 0 0 0 0 1 0 0 Rn Rn Rd 887 II UADALP - 1 0 0 0 0 0 0 0 1 1 0 Rn Rn Rd 888 II SQNEG - 1 0 0 0 0 0 0 0 1 1 1 1 1 1 0 Rn Rn Rd	879 //	FCVTPS	-	1	0	0	0	0	1	1	0	1	0	1	0			Rn					Rd		
881 II URECPE - 1 0 0 0 0 0 1 1 1 1 0 0 0 1 0 Rn Rd 882 II FRECPE - 1 0 0 0 0 0 1 1 1 1 0 0 1 1 0 Rn Rd 883 II REV32 - 1 0 0 0 0 0 0 0 0 0 0 0 0 Rn Rd 884 II UADDLP - 1 0 0 0 0 0 0 0 0 0 0 0 0 Rn Rd 885 II USQADD - 1 0 0 0 0 0 0 0 0 0 1 1 0 Rn Rd 886 II CLZ - 1 0 0 0 0 0 0 0 0 1 0 Rn Rd 887 II UADALP - 1 0 0 0 0 0 0 0 0 0 Rn Rn Rd 888 II SQNEG - 1 0 0 0 0 0 0 0 1 1 1 1 1 0 Rn Rn Rd	880 <i> </i>	FCVTZS	-	1	0	0	0	0	1	1	0	1	1	1	0			Rn					Rd		
883 REV32		URECPE	-	1	0	0	0	0	1	1	1	0	0	1	0			Rn					Rd		
883 I REV32 - 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Rn Rd 884 I UADDLP - 1 0 0 0 0 0 0 0 0 0 1 0 1 0 Rn Rd 885 I USQADD - 1 0 0 0 0 0 0 0 0 0 1 1 1 1 0 Rn Rd 886 I CLZ - 1 0 0 0 0 0 0 0 0 1 0 Rn Rn Rd 887 I UADALP - 1 0 0 0 0 0 0 0 1 1 0 Rn Rn Rd 888 I SQNEG - 1 0 0 0 0 0 0 1 1 1 1 1 0 Rn Rn Rd	882 //	FRECPE	-	1	0	0	0	0	1	1	1	0	1	1	0			Rn					Rd		
885 USQADD		REV32	-	1	0	0	0	0	0	0	0	0	0	1	0			Rn					Rd		
886 CLZ	884 //	UADDLP	-	1	0	0	0	0	0	0	0	1	0	1	0			Rn					Rd		
886 CLZ - 1 0 0 0 0 0 1 0 0 1 0 Rn Rd 887 UADALP - 1 0 0 0 0 0 1 1 0 Rn Rd 888 SQNEG - 1 0 0 0 0 0 1 1 1 1 0 Rn Rd	885 //	USQADD	-	1	0	0	0	0	0	0	0	1	1	1	0			Rn					Rd		
887 UADALP - 1 0 0 0 0 0 0 1 1 0 Rn Rd 888 SQNEG - 1 0 0 0 0 0 1 1 1 1 0 Rn Rd		CLZ	-	1	0	0	0	0	0	0	1	0	0	1	0			Rn					Rd		
888 // SQNEG - 1 0 0 0 0 0 1 1 1 1 0 Rn Rd			-	1	0	0	0	0	0	0	1	1	0	1	0			Rn							
	888 //	SQNEG	-	1	0	0	0	0	0	0	1	1	1	1	0			Rn					Rd		
			-	1	0	0	0	0	0	1	0	0	0	1	0			Rn					Rd		

1 in_use	Opcode	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
890 <i> </i>	CMLE	-	1	0	0	0	0	0	1	0	0	1	1	0			Rn					Rd		
891 //	NEG	-	1	0	0	0	0	0	1	0	1	1	1	0			Rn					Rd		
892 //	SQXTUN	-	1	0	0	0	0	1	0	0	1	0	1	0			Rn					Rd		
893 //	SQXTUN2	-	1	0	0	0	0	1	0	0	1	0	1	0			Rn					Rd		
894 //	SHLL	-	1	0	0	0	0	1	0	0	1	1	1	0			Rn					Rd		
895 //	SHLL2	-	1	0	0	0	0	1	0	0	1	1	1	0			Rn					Rd		
896 <i> </i>	UQXTN	-	1	0	0	0	0	1	0	1	0	0	1	0			Rn					Rd		
897 //	UQXTN2	-	1	0	0	0	0	1	0	1	0	0	1	0			Rn					Rd		
898 <i> </i>	FCVTXN	-	1	0	0	0	0	1	0	1	1	0	1	0			Rn					Rd		
899 <i> </i>	FCVTXN2	-	1	0	0	0	0	1	0	1	1	0	1	0			Rn					Rd		
900 //	FRINTA	-	1	0	0	0	0	1	1	0	0	0	1	0			Rn					Rd		
901 //	FRINTX	-	1	0	0	0	0	1	1	0	0	1	1	0			Rn					Rd		
902 //	FCVTNU	-	1	0	0	0	0	1	1	0	1	0	1	0			Rn					Rd		
903 //	FCVTMU	-	1	0	0	0	0	1	1	0	1	1	1	0			Rn					Rd		
904 //	FCVTAU	-	1	0	0	0	0	1	1	1	0	0	1	0			Rn					Rd		
905 //	UCVTF	-	1	0	0	0	0	1	1	1	0	1	1	0			Rn					Rd		
906 //	NOT	0	1	0	0	0	0	0	0	1	0	1	1	0			Rn					Rd		
907 //	RBIT	1	1	0	0	0	0	0	0	1	0	1	1	0			Rn					Rd		
908 //	FCMGE	-	1	0	0	0	0	0	1	1	0	0	1	0			Rn					Rd		
909 //	FCMLE	-	1	0	0	0	0	0	1	1	0	1	1	0			Rn					Rd		
910 //	FNEG	-	1	0	0	0	0	0	1	1	1	1	1	0			Rn					Rd		
911 //	FRINTI	-	1	0	0	0	0	1	1	0	0	1	1	0			Rn					Rd		
912 //	FCVTPU	-	1	0	0	0	0	1	1	0	1	0	1	0			Rn					Rd		
913 //	FCVTZU	-	1	0	0	0	0	1	1	0	1	1	1	0			Rn					Rd		
914 //	URSQRTE	-	1	0	0	0	0	1	1	1	0	0	1	0			Rn					Rd		
915 //	FRSQRTE	-	1	0	0	0	0	1	1	1	0	1	1	0			Rn					Rd		
916 //	FSQRT	-	1	0	0	0	0	1	1	1	1	1	1	0			Rn					Rd		
917 // Ac	dvSIMD across lanes	ze	1	1	0	0	0		op	oco	de		1	0			Rn					Rd		
918 <i> </i>	SADDLV	-	1	1	0	0	0	0	0	0	1	1	1	0			Rn					Rd		
919 <i> </i>	SMAXV	-	1	1	0	0	0	0	1	0	1	0	1	0			Rn					Rd		
920 //	SMINV	-	1	1	0	0	0	1	1	0	1	0	1	0			Rn					Rd		
921 //	ADDV	-	1	1	0	0	0	1	1	0	1	1	1	0			Rn					Rd		
922 //	UADDLV	-	1	1	0	0	0	0	0	0	1	1	1	0			Rn					Rd		
923 //	UMAXV	-	1	1	0	0	0	0	1	0	1	0	1	0			Rn					Rd		

1 in_use	Opcode	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
924 //	UMINV	-	1	1	0	0	0	1	1	0	1	0	1	0			Rn					Rd		
925 //	FMAXNMV	-	1	1	0	0	0	0	1	1	0	0	1	0			Rn					Rd		
926 //	FMAXV	-	1	1	0	0	0	0	1	1	1	1	1	0			Rn					Rd		
927 //	FMINNMV	-	1	1	0	0	0	0	1	1	0	0	1	0			Rn					Rd		
928 //	FMINV	-	1	1	0	0	0	0	1	1	1	1	1	0			Rn					Rd		
929 // Ad	lvSIMD copy	0	0		i	mm	5		0		im	m4		1			Rn					Rd		
930 //	DUP	0	0	-	-	-	-	-	0	0	0	0	0	1			Rn					Rd		
931 //	DUP	0	0	-	-	-	-	-	0	0	0	0	1	1			Rn					Rd		
932 //	SMOV	0	0	-	-	-	-	-	0	0	1	0	1	1			Rn					Rd		
933 <i> </i>	UMOV	0	0	-	-	-	-	-	0	0	1	1	1	1			Rn					Rd		
934 //	INS	0	0	-	-	-	-	-	0	0	0	1	1	1			Rn					Rd		
935 //	SMOV	0	0	-	-	-	-	-	0	0	1	0	1	1			Rn					Rd		
936 //	UMOV	0	0	-	-	-	-	-	0	0	1	1	1	1			Rn					Rd		
937 //	INS	0	0	-	-	-	-	-	0	-	-	-	-	1			Rn					Rd		
938 // Ad	lvSIMD vector x indexed ele	ze	L	M		R				opc	ode		Н	0			Rn					Rd		
939 //	SMLAL	-	L	M		R	m		0	0	1	0	Н	0			Rn					Rd		
940 //	SMLAL2	-	L	M		R	m		0	0	1	0	Н	0			Rn					Rd		
941 //	SQDMLAL	-	L	M		R	m		0	0	1	1	Н	0			Rn					Rd		
942 //	SQDMLAL2	-	L	М		R	m		0	0	1	1	Н	0			Rn					Rd		
943 //	SMLSL	-	L	M		R	m		0	1	1	0	Н	0			Rn					Rd		
944 //	SMLSL2	-	L	M		R	m		0	1	1	0	Н	0			Rn					Rd		
945 //	SQDMLSL	-	L	M		R	m		0	1	1	1	Н	0			Rn					Rd		
946 //	SQDMLSL2	-	L	M		R			0	1	1	1	Н	0			Rn					Rd		
947 //	MUL	-	L	M		R	m		1	0	0	0	Н	0			Rn					Rd		
948 //	SMULL	-	L	M		R			1	0	1	0	Н	0			Rn					Rd		
949 //	SMULL2	-	L	M		R	m		1	0	1	0	Н	0			Rn					Rd		
950 //	SQDMULL	-	L	M		R	m		1	0	1	1	Н	0			Rn					Rd		
951 //	SQDMULL2	-	L	M		R	m		1	0	1	1	Н	0			Rn					Rd		
952 //	SQDMULH	-	L	M		R	m		1	1	0	0	Η	0			Rn					Rd		
953 //	SQRDMULH	-	L	M		R			1	1	0	1	Н	0			Rn					Rd		
954 //	FMLA	-	L	М		R	m		0	0	0	1	Н	0			Rn					Rd		
955 //	FMLS	-	L	М		R	m		0	1	0	1	Н	0			Rn					Rd		
956 //	FMUL	-	L	М		R	m		1	0	0	1	Н	0			Rn					Rd		
957 //	MLA	-	L	М		R	m		0	0	0	0	Н	0			Rn					Rd		

1	in_use	Opcode	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
958	<i>II</i>	UMLAL	-	L	М		R	m		0	0	1	0	Н	0			Rn					Rd		
959	<i>II</i>	UMLAL2	-	L	М		R	m		0	0	1	0	Н	0			Rn					Rd		
960	<i>II</i>	MLS	-	L	М		R	m		0	1	0	0	Н	0			Rn					Rd		
961	<i>II</i>	UMLSL	-	L	М		R	m		0	1	1	0	Н	0			Rn					Rd		
962	<i>II</i>	UMLSL2	-	L	М		R	m		0	1	1	0	Н	0			Rn					Rd		
963	<i>II</i>	UMULL	-	L	М		R	m		1	0	1	0	Н	0			Rn					Rd		
964	<i>II</i>	UMULL2	-	L	М		R	m		1	0	1	0	Н	0			Rn					Rd		
965	<i>II</i>	FMULX	-	L	М		R	m		1	0	0	1	Н	0			Rn					Rd		
966		dvSIMD modified immediate	0	0	0	0	а	b	С		cm	ode		ο2	1	d	е	f	g	h			Rd		
967		MOVI	0	0	0	0	а	b	С	0	-	-	0	0	1	d	е	f	g	h			Rd		
968		ORR	0	0	0	0	а	b	С	0	-	-	1	0	1	d	е	f	g	h			Rd		
969		MOVI	0	0	0	0	а	b	С	1	0	-	0	0	1	d	е	f	g	h			Rd		
970	<i>II</i>	ORR	0	0	0	0	а	b	С	1	0	-	1	0	1	d	е	f	g	h			Rd		
971		MOVI	0	0	0	0	а	b	С	1	1	0	-	0	1	d	е	f	g	h			Rd		
972		MOVI	0	0	0	0	а	b	С	1	1	1	0	0	1	d	е	f	g	h			Rd		
973		FMOV	0	0	0	0	а	b	С	1	1	1	1	0	1	d	е	f	g	h			Rd		
974		MVNI	0	0	0	0	а	b	С	0	-	-	0	0	1	d	е	f	g	h			Rd		
975		BIC	0	0	0	0	а	b	С	0	-	-	1	0	1	d	е	f	g	h			Rd		
976		MVNI	0	0	0	0	а	b	С	1	0	-	0	0	1	d	е	f	g	h			Rd		
977		BIC	0	0	0	0	а	b	С	1	0	-	1	0	1	d	е	f	g	h			Rd		
978		MVNI	0	0	0	0	а	b	С	1	1	0	-	0	1	d	е	f	g	h			Rd		
979		MOVI	0	0	0	0	а	b	С	1	1	1	0	0	1	d	е	f	g	h			Rd		
980		MOVI	0	0	0	0	а	b	С	1	1	1	0	0	1	d	е	f	g	h			Rd		
981		FMOV	0	0	0	0	а	b	С	1	1	1	1	0	1	d	е	f	g	h			Rd		
982		dvSIMD shift by immediate		im	mh		İ	mm	b		o	ococ	de		1			Rn					Rd		
983		SSHR		imi	mh		İ	mml	0	0	0	0	0	0	1			Rn					Rd		
984		SSRA		imi	mh		İ	mml	0	0	0	0	1	0	1			Rn					Rd		
985		SRSHR		imi	mh		i	mml	0	0	0	1	0	0	1			Rn					Rd		
986		SRSRA		imi	mh		i	mml	0	0	0	1	1	0	1			Rn					Rd		
987		SHL		imı			i	mml	0	0	1	0	1	0	1			Rn					Rd		
988		SQSHL		imı	mh		i	mml	0	0	1	1	1	0	1			Rn					Rd		
989		SHRN		imı	mh		i	mml	0	1	0	0	0	0	1			Rn					Rd		
990		SHRN2		imı	mh		i	mml	0	1	0	0	0	0	1			Rn					Rd		
991	<i>II</i>	RSHRN		imı	mh		i	mml	b	1	0	0	0	1	1			Rn					Rd		

1 in_use	Opcode	22	21 20 19	18 17 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
992 //	RSHRN2		immh	immb	1	0	0	0	1	1			Rn					Rd		
993 //	SQSHRN		immh	immb	1	0	0	1	0	1			Rn					Rd		
994 //	SQSHRN2		immh	immb	1	0	0	1	0	1			Rn					Rd		
995 //	SQRSHRN		immh	immb	1	0	0	1	1	1			Rn					Rd		
996 //	SQRSHRN2		immh	immb	1	0	0	1	1	1			Rn					Rd		
997 //	SSHLL		immh	immb	1	0	1	0	0	1			Rn					Rd		
998 //	SSHLL2		immh	immb	1	0	1	0	0	1			Rn					Rd		
999 //	SCVTF		immh	immb	1	1	1	0	0	1			Rn					Rd		
1000 //	FCVTZS		immh	immb	1	1	1	1	1	1			Rn					Rd		
1001 //	USHR		immh	immb	0	0	0	0	0	1			Rn					Rd		
1002 //	USRA		immh	immb	0	0	0	1	0	1			Rn					Rd		
1003 //	URSHR		immh	immb	0	0	1	0	0	1			Rn					Rd		
100∠ //	URSRA		immh	immb	0	0	1	1	0	1			Rn					Rd		
1005 //	SRI		immh	immb	0	1	0	0	0	1			Rn					Rd		
100€ //	SLI		immh	immb	0	1	0	1	0	1			Rn					Rd		
1007 //	SQSHLU		immh	immb	0	1	1	0	0	1			Rn					Rd		
1008 //	UQSHL		immh	immb	0	1	1	1	0	1			Rn					Rd		
1009 //	SQSHRUN		immh	immb	1	0	0	0	0	1			Rn					Rd		
101(//	SQSHRUN2		immh	immb	1	0	0	0	0	1			Rn					Rd		
1011 //	SQRSHRUN		immh	immb	1	0	0	0	1	1			Rn					Rd		
1012 //	SQRSHRUN2		immh	immb	1	0	0	0	1	1			Rn					Rd		
1018 //	UQSHRN		immh	immb	1	0	0	1	0	1			Rn					Rd		
1014 //	UQRSHRN		immh	immb	1	0	0	1	1	1			Rn					Rd		
1015 //	UQRSHRN2		immh	immb	1	0	0	1	1	1			Rn					Rd		
1016 //	USHLL		immh	immb	1	0	1	0	0	1			Rn					Rd		
1017 //	USHLL2		immh	immb	1	0	1	0	0	1			Rn					Rd		
1018 //	UCVTF		immh	immb	1	1	1	0	0	1			Rn					Rd		
1019 //	FCVTZU		immh	immb	1	1	1	1	1	1			Rn					Rd		
102(// Ad	IVSIMD TBL/TBX)2	0	Rm	0	le	n	ор	0	0			Rn					Rd		
1021 //	TBL	0	0	Rm	0	0	0	0	0	0			Rn					Rd		
1022 //	TBX	0	0	Rm	0	0	0	1	0	0			Rn					Rd		
1028 //	TBL	0	0	Rm	0	0	1	0	0	0			Rn					Rd		
102₄ //	TBX	0	0	Rm	0	0	1	1	0	0			Rn					Rd		
1025 //	TBL	0	0	Rm	0	1	0	0	0	0			Rn					Rd		

1 in_	use Opcode	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1026 //	TBX	0	0			Rm			0	1	0	1	0	0			Rn					Rd		
1027 //	TBL	0	0			Rm			0	1	1	0	0	0			Rn					Rd		
1028 //	TBX	0	0			Rm			0	1	1	1	0	0			Rn					Rd		
1029 //	AdvSIMD ZIP/UZP/TRN	ze	0			Rm			0	op	oco	de	1	0			Rn					Rd		
103(//	UZP1	zе	0			Rm			0	0	0	1	1	0			Rn					Rd		
1031 //	TRN1	zе	0			Rm			0	0	1	0	1	0			Rn					Rd		
1032 //	ZIP1	<u>z</u> e	0			Rm			0	0	1	1	1	0			Rn					Rd		
1033 //	UZP2	<u>z</u> e	0			Rm			0	1	0	1	1	0			Rn					Rd		
1034 //	TRN2	<u>z</u> e	0			Rm			0	1	1	0	1	0			Rn					Rd		
1035 //	ZIP2	<u>z</u> e	0			Rm			0	1	1	1	1	0			Rn					Rd		
1036 //	AdvSIMD EXT)2	0			Rm			0		im	m4		0			Rn					Rd		
1037 //	EXT	0	0			Rm			0		im	m4		0			Rn					Rd		
1038 //	Loads and stores																							
1039 //	AdvSIMD load/store multiple	e: L	0	0	0	0	0	0		opc	ode			ze			Rn					Rt		
104(//	ST4	0	0	0	0	0	0	0	0	0	0	0		ze			Rn					Rt		
1041 //	ST1	0	0	0	0	0	0	0	0	0	1	0		ze			Rn					Rt		
1042 //	ST3	0	0	0	0	0	0	0	0	1	0	0		ze			Rn					Rt		
1043 //	ST1	0	0	0	0	0	0	0	0	1	1	0		ze			Rn					Rt		
1044 //	ST1	0	0	0	0	0	0	0	0	1	1	1		ze			Rn					Rt		
1045 //	ST2	0	0	0	0	0	0	0	1	0	0	0		ze			Rn					Rt		
104€ //	ST1	0	0	0	0	0	0	0	1	0	1	0		ze			Rn					Rt		
1047 //	LD4	1	0	0	0	0	0	0	0	0	0	0		ze			Rn					Rt		
1048 //	LD1	1	0	0	0	0	0	0	0	0	1	0		ze			Rn					Rt		
1049 //	LD3	1	0	0	0	0	0	0	0	1	0	0		ze			Rn					Rt		
105(//	LD1	1	0	0	0	0	0	0	0	1	1	0		ze			Rn					Rt		
1051 //	LD1	1	0	0	0	0	0	0	0	1	1	1		ze			Rn					Rt		
1052 //	LD2	1	0	0	0	0	0	0	1	0	0	0		ze			Rn					Rt		
1053 //	LD1	1	0	0	0	0	0	0	1	0	1	0		ze			Rn					Rt		
1054 //	AdvSIMD load/store multiple	e: L	0			Rm				opc				ze			Rn					Rt		
105ŧ //	ST4	0	0			Rm			0	0	0	0		ze			Rn					Rt		
1056 //	ST1	0	0			Rm			0	0	1	0		ze			Rn					Rt		
1057 //	ST3	0	0			Rm			0	1	0	0		ze			Rn					Rt		
1058 //	ST1	0	0			Rm -			0	1	1	0		ze			Rn					Rt		
1059 //	ST1	0	0			Rm			0	1	1	1	si	ze			Rn					Rt		

1 in_use	e Opcode	22	21	20	19	18	17	16	15	14	13	12	11 10	9	8	7	6	5	4	3	2	1	0
106(//	ST2	0	0			Rm			1	0	0	0	size			Rn					Rt		
1061 //	ST1	0	0			Rm			1	0	1	0	size			Rn					Rt		
1062 //	ST4	0	0	1	1	1	1	1	0	0	0	0	size			Rn					Rt		
1063 //	ST1	0	0	1	1	1	1	1	0	0	1	0	size			Rn					Rt		
₁₀₆ ∠ //	ST3	0	0	1	1	1	1	1	0	1	0	0	size			Rn					Rt		
1065 //	ST1	0	0	1	1	1	1	1	0	1	1	0	size			Rn					Rt		
106€ //	ST1	0	0	1	1	1	1	1	0	1	1	1	size			Rn					Rt		
1067 //	ST2	0	0	1	1	1	1	1	1	0	0	0	size			Rn					Rt		
1068 //	ST1	0	0	1	1	1	1	1	1	0	1	0	size			Rn					Rt		
1069 //	LD4	1	0			Rm			0	0	0	0	size			Rn					Rt		
107(//	LD1	1	0			Rm			0	0	1	0	size			Rn					Rt		
1071 //	LD3	1	0			Rm			0	1	0	0	size			Rn					Rt		
1072 //	LD1	1	0			Rm			0	1	1	0	size			Rn					Rt		
1073 //	LD1	1	0			Rm			0	1	1	1	size			Rn					Rt		
1074 //	LD2	1	0			Rm			1	0	0	0	size			Rn					Rt		
107ŧ //	LD1	1	0			Rm			1	0	1	0	size			Rn					Rt		
1076 //	LD4	1	0	1	1	1	1	1	0	0	0	0	size			Rn					Rt		
1077 //	LD1	1	0	1	1	1	1	1	0	0	1	0	size			Rn					Rt		
1078 //	LD3	1	0	1	1	1	1	1	0	1	0	0	size			Rn					Rt		
107§ //	LD1	1	0	1	1	1	1	1	0	1	1	0	size			Rn					Rt		
108(//	LD1	1	0	1	1	1	1	1	0	1	1	1	size			Rn					Rt		
1081 <i> </i>	LD2	1	0	1	1	1	1	1	1	0	0	0	size			Rn					Rt		
1082 //	LD1	1	0	1	1	1	1	1	1	0	1	0	size			Rn					Rt		
	AdvSIMD load/store single str	L	R	0	0	0	0	0	O	oco		S	size			Rn					Rt		
1084 //	ST1	0	0	0	0	0	0	0	0	0	0	-				Rn					Rt		
1085 //	ST3	0	0	0	0	0	0	0	0	0	1	-				Rn					Rt		
1086 //	ST1	0	0	0	0	0	0	0	0	1	0	-	- 0			Rn					Rt		
1087 //	ST3	0	0	0	0	0	0	0	0	1	1	-	- 0			Rn					Rt		
1088 //	ST1	0	0	0	0	0	0	0	1	0	0	-	0 0			Rn					Rt		
1089 //	ST1	0	0	0	0	0	0	0	1	0	0	0	0 1			Rn					Rt		
109(//	ST3	0	0	0	0	0	0	0	1	0	1	-	0 0			Rn					Rt		
1091 //	ST3	0	0	0	0	0	0	0	1	0	1	0	0 1			Rn					Rt		
1092 //	ST2	0	1	0	0	0	0	0	0	0	0	-				Rn					Rt		
1093 //	ST4	0	1	0	0	0	0	0	0	0	1	-				Rn					Rt		

1 in_use	Opcode	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1094 //	ST2	0	1	0	0	0	0	0	0	1	0	-	-	0			Rn					Rt		
1095 //	ST4	0	1	0	0	0	0	0	0	1	1	-	-	0			Rn					Rt		
1096 //	ST2	0	1	0	0	0	0	0	1	0	0	-	0	0			Rn					Rt		
1097 //	ST2	0	1	0	0	0	0	0	1	0	0	0	0	1			Rn					Rt		
1098 //	ST4	0	1	0	0	0	0	0	1	0	1	-	0	0			Rn					Rt		
1098 //	ST4	0	1	0	0	0	0	0	1	0	1	0	0	1			Rn					Rt		
110(//	LD1	1	0	0	0	0	0	0	0	0	0	-	-	-			Rn					Rt		
1101//	LD3	1	0	0	0	0	0	0	0	0	1	-	-	-			Rn					Rt		
1102 //	LD1	1	0	0	0	0	0	0	0	1	0	-	-	0			Rn					Rt		
1103 //	LD3	1	0	0	0	0	0	0	0	1	1	-	-	0			Rn					Rt		
1104 //	LD1	1	0	0	0	0	0	0	1	0	0	-	0	0			Rn					Rt		
1105 //	LD1	1	0	0	0	0	0	0	1	0	0	0	0	1			Rn					Rt		
110€ //	LD3	1	0	0	0	0	0	0	1	0	1	-	0	0			Rn					Rt		
1107 //	LD3	1	0	0	0	0	0	0	1	0	1	0	0	1			Rn					Rt		
1108 //	LD1R	1	0	0	0	0	0	0	1	1	0	0	-	-			Rn					Rt		
1109 //	LD3R	1	0	0	0	0	0	0	1	1	1	0	-	-			Rn					Rt		
111(//	LD2	1	1	0	0	0	0	0	0	0	0	-	-	-			Rn					Rt		
1111//	LD4	1	1	0	0	0	0	0	0	0	1	-	-	-			Rn					Rt		
1112 //	LD2	1	1	0	0	0	0	0	0	1	0	-	-	0			Rn					Rt		
1118 //	LD4	1	1	0	0	0	0	0	0	1	1	-	-	0			Rn					Rt		
1114 //	LD2	1	1	0	0	0	0	0	1	0	0	-	0	0			Rn					Rt		
1115	LD2	1	1	0	0	0	0	0	1	0	0	0	0	1			Rn					Rt		
1116 //	LD4	1	1	0	0	0	0	0	1	0	1	-	0	0			Rn					Rt		
1117 //	LD4	1	1	0	0	0	0	0	1	0	1	0	0	1			Rn					Rt		
1118 //	LD2R	1	1	0	0	0	0	0	1	1	0	0	-	-			Rn					Rt		
1119 //	LD4R	1	1	0	0	0	0	0	1	1	1	0	-	-			Rn					Rt		
112(// A	dvSIMD load/store single sti	L	R			Rm			O	рсос	de	S	si	ze			Rn					Rt		
1121 //	ST1	0	0			Rm			0	0	0	-	-	-			Rn					Rt		
1122 //	ST3	0	0			Rm			0	0	1	-	-	-			Rn					Rt		
1123 //	ST1	0	0			Rm			0	1	0	-	-	0			Rn					Rt		
1124 //	ST3	0	0			Rm			0	1	1	-	-	0			Rn					Rt		
1125 //	ST1	0	0			Rm			1	0	0	-	0	0			Rn					Rt		
112€ //	ST1	0	0			Rm			1	0	0	0	0	1			Rn					Rt		
1127 //	ST3	0	0			Rm			1	0	1	-	0	0			Rn					Rt		

1 in_use	Opcode	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1128 //	ST3	0	0			Rm			1	0	1	0	0	1			Rn					Rt		
1129 //	ST1	0	0	1	1	1	1	1	0	0	0	-	-	-			Rn					Rt		
113(//	ST3	0	0	1	1	1	1	1	0	0	1	-	-	-			Rn					Rt		
1131 //	ST1	0	0	1	1	1	1	1	0	1	0	-	-	0			Rn					Rt		
1132 //	ST3	0	0	1	1	1	1	1	0	1	1	-	-	0			Rn					Rt		
₁₁₃₈ //	ST1	0	0	1	1	1	1	1	1	0	0	-	0	0			Rn					Rt		
₁₁₃ //	ST1	0	0	1	1	1	1	1	1	0	0	0	0	1			Rn					Rt		
1135 //	ST3	0	0	1	1	1	1	1	1	0	1	-	0	0			Rn					Rt		
1136 //	ST3	0	0	1	1	1	1	1	1	0	1	0	0	1			Rn					Rt		
1137 //	ST2	0	1			Rm			0	0	0	-	-	-			Rn					Rt		
1138 //	ST4	0	1			Rm			0	0	1	-	-	-			Rn					Rt		
1139 //	ST2	0	1			Rm			0	1	0	-	-	0			Rn					Rt		
114(//	ST4	0	1			Rm			0	1	1	-	-	0			Rn					Rt		
1141 //	ST2	0	1			Rm			1	0	0	-	0	0			Rn					Rt		
1142 //	ST2	0	1			Rm			1	0	0	0	0	1			Rn					Rt		
1148 //	ST4	0	1			Rm			1	0	1	-	0	0			Rn					Rt		
1144 //	ST4	0	1			Rm			1	0	1	0	0	1			Rn					Rt		
1145 //	ST2	0	1	1	1	1	1	1	0	0	0	-	-	-			Rn					Rt		
1146 //	ST4	0	1	1	1	1	1	1	0	0	1	-	-	-			Rn					Rt		
1147 //	ST2	0	1	1	1	1	1	1	0	1	0	-	-	0			Rn					Rt		
1148 //	ST4	0	1	1	1	1	1	1	0	1	1	-	-	0			Rn					Rt		
1149 //	ST2	0	1	1	1	1	1	1	1	0	0	-	0	0			Rn					Rt		
115(//	ST2	0	1	1	1	1	1	1	1	0	0	0	0	1			Rn					Rt		
1151 //	ST4	0	1	1	1	1	1	1	1	0	1	-	0	0			Rn					Rt		
1152 //	ST4	0	1	1	1	1	1	1	1	0	1	0	0	1			Rn					Rt		
1153 //	LD1	1	0			Rm			0	0	0	-	-	-			Rn					Rt		
1154 //	LD3	1	0			Rm			0	0	1	-	-	-			Rn					Rt		
115ŧ //	LD1	1	0			Rm			0	1	0	-	-	0			Rn					Rt		
1156 //	LD3	1	0			Rm			0	1	1	-	-	0			Rn					Rt		
1157 //	LD1	1	0			Rm			1	0	0	-	0	0			Rn					Rt		
1158 //	LD1	1	0			Rm			1	0	0	0	0	1			Rn					Rt		
1159 //	LD3	1	0			Rm			1	0	1	-	0	0			Rn					Rt		
116(//	LD3	1	0			Rm			1	0	1	0	0	1			Rn					Rt		
1161 //	LD1R	1	0			Rm			1	1	0	0	-	-			Rn					Rt		

1 in_use	Opcode	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1162 //	LD3R	1	0			Rm			1	1	1	0	-	-			Rn					Rt		
1168 //	LD1	1	0	1	1	1	1	1	0	0	0	-	-	-			Rn					Rt		
1164 //	LD3	1	0	1	1	1	1	1	0	0	1	-	-	-			Rn					Rt		
116ŧ //	LD1	1	0	1	1	1	1	1	0	1	0	-	-	0			Rn					Rt		
1166 //	LD3	1	0	1	1	1	1	1	0	1	1	-	-	0			Rn					Rt		
1167 //	LD1	1	0	1	1	1	1	1	1	0	0	-	0	0			Rn					Rt		
1168 //	LD1	1	0	1	1	1	1	1	1	0	0	0	0	1			Rn					Rt		
1169 //	LD3	1	0	1	1	1	1	1	1	0	1	-	0	0			Rn					Rt		
117(//	LD3	1	0	1	1	1	1	1	1	0	1	0	0	1			Rn					Rt		
1171 //	LD1R	1	0	1	1	1	1	1	1	1	0	0	-	-			Rn					Rt		
1172 //	LD3R	1	0	1	1	1	1	1	1	1	1	0	-	-			Rn					Rt		
1178 //	LD2	1	1			Rm			0	0	0	-	-	-			Rn					Rt		
1174 //	LD4	1	1			Rm			0	0	1	-	-	-			Rn					Rt		
1175 //	LD2	1	1			Rm			0	1	0	-	-	0			Rn					Rt		
1176 //	LD4	1	1			Rm			0	1	1	-	-	0			Rn					Rt		
1177 //	LD2	1	1			Rm			1	0	0	-	0	0			Rn					Rt		
1178 //	LD2	1	1			Rm			1	0	0	0	0	1			Rn					Rt		
117§ //	LD4	1	1			Rm			1	0	1	-	0	0			Rn					Rt		
118(//	LD4	1	1			Rm			1	0	1	0	0	1			Rn					Rt		
1181 //	LD2R	1	1			Rm			1	1	0	0	-	-			Rn					Rt		
1182 //	LD4R	1	1			Rm			1	1	1	0	-	-			Rn					Rt		
1188 //	LD2	1	1	1	1	1	1	1	0	0	0	-	-	-			Rn					Rt		
1184 //	LD4	1	1	1	1	1	1	1	0	0	1	-	-	-			Rn					Rt		
118ŧ //	LD2	1	1	1	1	1	1	1	0	1	0	-	-	0			Rn					Rt		
118€ //	LD4	1	1	1	1	1	1	1	0	1	1	-	-	0			Rn					Rt		
1187 //	LD2	1	1	1	1	1	1	1	1	0	0	-	0	0			Rn					Rt		
1188 //	LD2	1	1	1	1	1	1	1	1	0	0	0	0	1			Rn					Rt		
1189 //	LD4	1	1	1	1	1	1	1	1	0	1	-	0	0			Rn					Rt		
119(//	LD4	1	1	1	1	1	1	1	1	0	1	0	0	1			Rn					Rt		
1191 //	LD2R	1	1	1	1	1	1	1	1	1	0	0	-	-			Rn					Rt		
1192	LD4R	1	1	1	1	1	1	1	1	1	1	0	-	-			Rn					Rt		ŀ

1 2	in_	_use C	pcode OCATED	31:30:29:28	Binary
3		_	AD	-:-:-:-:-:-:-:-:-:-	0x00000000
4			n,exception generation		
5			pare _ Branch (immediate		
6			BZ	-:-:-:-::imn	0x34000000
7		С	BNZ	-:-:-:-::imn	0x35000000
8		С	BZ	-:-:-:-::imn	0xB4000000
9		_	BNZ	-:-:-:-:imn	0xB5000000
10		Test	bit & branch (immediate)		
11			BZ	b5:-:-:-:b4	0x36000000
12			BNZ	b5:-:-:-:b4	0x37000000
13			ditional branch (immediat		0.454000000
14			_cond	-:-:-:-:imn	0x54000000
15	11		ption generation		0xD4000001
16	//		VC	-:-:-:-:-:-:-:-:-:-	
17	//	• •	VC	-1-1-1-1-1-1-1-1-1-1-	0xD4000002
18	//	_	MC	-:-:-:-:-:-:-:-:-:-	0xD4000003
19	11	_	RK . -	-1-1-1-1-1-1-1-1-1-	0xD4200000
20	//		LT	-:-:-:-:-:-:-:-:-:-	0xD4400000
21	//		CPS1	-1-1-1-1-1-1-1-1-1-1-	0xD4A00001
22	//		CPS2	-0-0-0-0-0-0-0-0-0-	0xD4A00002
23	//	_	CPS3	-:-:-:-:-:-:-:-:-	0xD4A00003
24	//	Syste	em		
25	//	M	ISR	-:-:-:-:-:-:-	0xD500401F
26	//	Н	INT	-1-1-1-1-1-1-1-1-1-1-	0xD503201F
27	//	С	LREX	-0-0-0-0-0-0-0-0-0-	0xD503305F
28	//	D	SB	-:-:-:-:-:-:-:-	0xD503309F
29	//	D	MB	-:-:-:-:-:-:-:-	0xD50330BF
30	//	IS	SB	-:-:-:-:-:-:-:-:-	0xD50330DF
31	//	S	YS	-1-1-1-1-1-1-1-1-1-1-	0xD5080000
32	//	M	ISR	-:-:-:-:-:-:-:-:-	0xD5100000
33	//	S	YSL	-:-:-:-:-:-:-:-:-	0xD5280000
34	//	M	IRS	-:-:-:-:-:-:-:-:-:-	0xD5300000
35		Unco	onditional branch (registe		
36		В		-0-0-0-0-0-0-0-0-0-0-	0xD61F0000
37		В	LR	-1-1-1-1-1-1-1-1-1-1-	0xD63F0000

1	in_use	Opcode	31:30:29:28	Binary
1 38	III_use	RFT	-:-:-:-:-:-:-	0xD65F0000
39	//	ERET	-:-:-:-:-:-:-:-:-:-:-	0xD69F03E0
	//	DRPS	-:-:-:-:-:-:-:-:-:-	0xD6BF03E0
40				OXDODI OSLO
41	// Ur	nconditional branch (imme		0.44000000
42		В	-:-:-::imm26	0x14000000
43		BL	-:-:-::imm26	0x94000000
44		ds and stores		
45	Lo	oad/store exclusive		
46		STXRB	-:-:-:-:-:-:-:-:-	0x08000000
47		STLXRB	-:-:-:-:-:-:-:-:-	0x08008000
48		LDXRB	-:-:-:-:-:-:-:-:-:-	0x08400000
49		LDAXRB	-:-:-:-:-:-:-:-:-:-	0x08408000
50		STLRB	-:-:-:-:-:-:-:-:-:-	0x08808000
51		LDARB	-:-:-:-:-:-:-:-:-:-	0x08C08000
52		STXRH	-:-:-:-:-:-:-:-:-:-	0x48000000
53		STLXRH	-:-:-:-:-:-:-:-:-	0x48008000
54		LDXRH	-:-:-:-:-:-:-:-:-	0x48400000
55		LDAXRH	-:-:-:-:-:-:-:-:-	0x48408000
56		STLRH	-:-:-:-:-:-:-:-:-:-	0x48808000
57		LDARH	-:-:-:-:-:-:-:-:-:-	0x48C08000
58		STXR	-:-:-:-:-:-:-:-:-:-	0x88000000
59		STLXR	-0-0-0-0-0-0-0-0-0-	0x88008000
60		STXP	-0-0-0-0-0-0-0-0-0-	0x88200000
61		STLXP	-0-0-0-0-0-0-0-0-0-0-	0x88208000
62		LDXR	-0-0-0-0-0-0-0-0-0-0-	0x88400000
63		LDAXR	-:-:-:-:-:-:-:-:-:-	0x88408000
64		LDXP	-0-0-0-0-0-0-0-0-0-0-	0x88600000
65		LDAXP	-:-:-:-:-:-:-:-:-:-	0x88608000
66		STLR	-:-:-:-:-:-:-:-:-:-	0x88808000
67		LDAR	-0-0-0-0-0-0-0-0-0-0-	0x88C08000
68		STXR	-0-0-0-0-0-0-0-0-0-0-	0xC8000000
69		STLXR	-:-:-:-:-:-:-:-:-:-	0xC8008000
70		STXP	-:-:-:-:-:-:-:-:-:-:-	0xC8200000
71		STLXP	-:-:-:-:-:-:-:-:-:-:-	0xC8208000
72		LDXR	-:-:-:-:-:-:-:-:-:-	0xC8400000
73		LDAXR	-:-:-:-:-:-:-:-:-:-	0xC8408000
74		LDXP	-1-1-1-1-1-1-1-1-1-1-	0xC8600000
				

1	in_use	Opcode	31:30:29:28	Binary
75		LDAXP	-0-0-0-0-0-0-0-0-0-0-	0xC8608000
76		STLR	+:+:+:+:+:+:+:+:+:+:+	0xC8808000
77		LDAR	-0-0-0-0-0-0-0-0-0-0-	0xC8C08000
78	Lo	oad register (literal)		
79		LDR	-:-:-:-:-:imn	0x18000000
80		LDR	-:-:-:-:-:imn	0x1C000000
81		LDR	-:-:-:-:-imn	0x58000000
82		LDR	-:-:-:-:-:imn	0x5C000000
83		LDRSW	-:-:-:-:-:imn	0x98000000
84		LDR	-:-:-:-:-:imn	0x9C000000
85		PRFM	-:-:-:-:-:imn	0xD8000000
86	Lo	oad/store no-allocate pair (c		
87		STNP		0x28000000
88		LDNP		0x28400000
89		STNP	-:-:-:-:i	0x2C000000
90		LDNP		0x2C400000
91		STNP		0x6C000000
92		LDNP	-:-:-:-:-:-:-::::	0x6C400000
93		STNP	-:-:-:-:-:-:-::::	0xA8000000
94		LDNP	-:-:-:-:-:-:-::::	0xA8400000
95		STNP	-:-:-:-:-:i	0xAC000000
96		LDNP		0xAC400000
97	Lo	oad/store register pair (post	t.	
98		STP	-0-0-0-0-0-0-0-0-0-0i	0x28800000
99		LDP		0x28C00000
100		STP	-0-0-0-0-0-0-0-0-0-01	0x2C800000
101		LDP	-:-:-:-:-:-:-:-:ii	0x2CC00000
102		LDPSW		0x68C00000
103		STP		0x6C800000
104		LDP		0x6CC00000
105		STP		0xA8800000
106		LDP		0xA8C00000
107		STP		0xAC800000
108		LDP		0xACC00000
109	Lo	pad/store register pair (offse	е	

1	in_use	Opcode	31:30:29:28	Binary
110		STP	-:-:-:-:-:-:-:ii	0x29000000
111		LDP	-:-:-:-:-:-:-:ii	0x29400000
112		STP	-0-0-0-0-0-0-0-0-0	0x2D000000
113		LDP	-:-:-:-:-:-:-:ii	0x2D400000
114		LDPSW	-:-:-:-:-:-:-:ii	0x69400000
115		STP	-:-:-:-:-:-:-:ii	0x6D000000
116		LDP	-:-:-:-:-:-:-:	0x6D400000
117		STP	-:-:-:-:-:-:ii	0xA9000000
118		LDP	-:-:-:-:-:-:-:ii	0xA9400000
119		STP	-:-:-:-:-:-:-:ii	0xAD000000
120		LDP	-:-:-:-:-:-:-:ii	0xAD400000
121	Lo	ad/store register pair (pre-i		
122		STP	-:-:-:-:-:-:ii	0x29800000
123		LDP	-:-:-:-:-:-:ii	0x29C00000
124		STP	-:-:-:-:-:-:ii	0x2D800000
125		LDP	-:-:-:-:-:-:ii	0x2DC00000
126		LDPSW	-:-:-:-:-:-:ii	0x69C00000
127		STP	-:-:-:-:-:-:ii	0x6D800000
128		LDP	-:-:-:-:-:-:ii	0x6DC00000
129		STP	-:-:-:-:-:-:ii	0xA9800000
130		LDP	-:-:-:-:-:-:ii	0xA9C00000
131		STP	-:-:-:-:-:-:	0xAD800000
132		LDP	-:-:-:-:-:-:ii	0xADC00000
133	Lo	ad/store register (unscaled		
134		STURB	-:-:-:-:-:-:-:-:-:-	0x38000000
135		LDURB	-:-:-:-:-:-:-:-:-:-	0x38400000
136		LDURSB	-0-0-0-0-0-0-0-0-0-0-	0x38800000
137		LDURSB	-0-0-0-0-0-0-0-0-0-0-	0x38C00000
138		STUR	-:-:-:-:-:-:-:-:-:-	0x3C000000
139		LDUR	-:-:-:-:-:-:-:-:-:-	0x3C400000
140		STUR	-0-0-0-0-0-0-0-0-0-0-	0x3C800000
141		LDUR	-:-:-:-:-:-:-:-:-:-	0x3CC00000
142		STURH	-:-:-:-:-:-:-:-:-:-	0x78000000
143		LDURH	-:-:-:-:-:-:-:-:-:-	0x78400000
144		LDURSH	-0-0-0-0-0-0-0-0-0-0-	0x78800000
145		LDURSH	-0-0-0-0-0-0-0-0-0-0-	0x78C00000
146		STUR	-0-0-0-0-0-0-0-0-0-0-	0x7C000000
147		LDUR	-0-0-0-0-0-0-0-0-0-0-	0x7C400000

148	1	in_use	Opcode	31:30:29:28	Binary
150	148	_	-		
151	149		LDUR	-0-0-0-0-0-0-0-0-0-0-	0xB8400000
152	150		LDURSW	-0-0-0-0-0-0-0-0-0-0-	0xB8800000
153	151		STUR	-0-0-0-0-0-0-0-0-0-0-	0xBC000000
154	152		LDUR		0xBC400000
155 PRFUM	153		STUR		0xF8000000
156	154		LDUR		0xF8400000
157	155		PRFUM		0xF8800000
STRB	156		STUR		0xFC000000
STRB	157		LDUR		0xFC400000
160	158	Lo	ad/store register (immedia	t	
LDRSB	159		STRB	+:+:+:+:+:+:+:+:+:+:	0x38000400
162	160		LDRB	-:-:-:-:-:-:-:-:-:-	0x38400400
163	161		LDRSB		0x38800400
164	162		LDRSB		0x38C00400
165 STR	163		STR	+:+:+:+:+:+:+:+:+:+:	0x3C000400
LDR	164		LDR	-:-:-:-:-:-:-:-:-:-	0x3C400400
167 STRH	165		STR	+:+:+:+:+:+:+:+:+:+:	0x3C800400
LDRH	166		LDR		0x3CC00400
169 LDRSH	167		STRH		0x78000400
170 LDRSH	168		LDRH		0x78400400
171 STR	169		LDRSH	-:-:-:-:-:-:-:-:-:-:-	0x78800400
172 LDR	170		LDRSH		0x78C00400
173 STR	171		STR		0x7C000400
174 LDR -:-:-:-:-:-:- 0xB8400400 175 LDRSW -:-:-:-:-:-:- 0xB8800400 176 STR -:-:-:-:-:-:-:- 0xBC000400 177 LDR -:-:-:-:-:-:- 0xBC400400 178 STR -:-:-:-:-:-:- 0xF8000400 179 LDR -:-:-:-:-:-:- 0xF8400400 180 STR -:-:-:-:-:-:-:- 0xFC000400 181 LDR -:-:-:-:-:-:-:- 0xFC400400 182 Load/store register (unprivile; 183 STTRB -:-:-:-:-:-:-:- 0x38000800 184 LDTRB -:-:-:-:-:-:-:- 0x38400800	172		LDR		0x7C400400
175 LDRSW -:-:-:-:-:-:- 0xB8800400 176 STR -:-:-:-:-:-:- 0xBC000400 177 LDR -:-:-:-:-:-:- 0xBC400400 178 STR -:-:-:-:-:-:- 0xF8000400 179 LDR -:-:-:-:-:-:- 0xF8400400 180 STR -:-:-:-:-:-:- 0xFC000400 181 LDR -:-:-:-:-:-:- 0xFC400400 182 Load/store register (unprivile; 183 STTRB -:-:-:-:-:-:-:- 0x38000800 184 LDTRB -:-:-:-:-:-:-:- 0x38400800	173		STR		0xB8000400
176 STR -:-:-:-:-:-:-:- 0xBC000400 177 LDR -:-:-:-:-:-:- 0xBC400400 178 STR -:-:-:-:-:-:- 0xF8000400 179 LDR -:-:-:-:-:-:- 0xF8400400 180 STR -:-:-:-:-:-:- 0xFC000400 181 LDR -:-:-:-:-:-:- 0xFC400400 182 Load/store register (unprivile; 183 STTRB -:-:-:-:-:-:-:- 0x38000800 184 LDTRB -:-:-:-:-:-:-:- 0x38400800	174		LDR	-:-:-:-:-:-:-:-:-:-	0xB8400400
177 LDR -:-:-:-:-:-:-:- 0xBC400400 178 STR -:-:-:-:-:-:- 0xF8000400 179 LDR -:-:-:-:-:-:- 0xF8400400 180 STR -:-:-:-:-:-:- 0xFC000400 181 LDR -:-:-:-:-:-:- 0xFC400400 182 Load/store register (unprivile; 183 STTRB -:-:-:-:-:-:-:- 0x38000800 184 LDTRB -:-:-:-:-:-:-:-:- 0x38400800	175		LDRSW	+:+:+:+:+:+:+:+:+:+:	0xB8800400
178 STR -:-:-:-:-:-:- 0xF8000400 179 LDR -:-:-:-:-:-:- 0xF8400400 180 STR -:-:-:-:-:-:- 0xFC000400 181 LDR -:-:-:-:-:-:- 0xFC400400 182 Load/store register (unprivile; 183 STTRB -:-:-:-:-:-:- 0x38000800 184 LDTRB -:-:-:-:-:-:-:- 0x38400800	176		STR		0xBC000400
179 LDR -:-:-:-:-:-:- 0xF8400400 180 STR -:-:-:-:-:-:- 0xFC000400 181 LDR -:-:-:-:-:-:- 0xFC400400 182 Load/store register (unprivile; 0x38000800 183 STTRB -:-:-:-:-:-:- 0x38000800 184 LDTRB -:-:-:-:-:-:-:- 0x38400800	177		LDR		0xBC400400
180 STR -:-:-:-:-:-:- 0xFC000400 181 LDR -:-:-:-:-:-:- 0xFC400400 182 Load/store register (unprivile; 183 STTRB -:-:-:-:-:-:- 0x38000800 184 LDTRB -:-:-:-:-:-:-:- 0x38400800	178		STR		0xF8000400
181 LDR -:-:-:-:-:-:- 0xFC400400 182 Load/store register (unprivile; 0x38000800 183 STTRB -:-:-:-:-:-:-:- 0x38000800 184 LDTRB -:-:-:-:-:-:-:- 0x38400800	179		LDR	+(+(+(+(+(+(+)+)+)+)+)+	0xF8400400
182 Load/store register (unprivile) 183 STTRB -:-:-:-:-:	180		STR	+(+(+(+(+(+(+)+)+)+)+)+	0xFC000400
183 STTRB -:-:-:-:-:- 0x38000800 184 LDTRB -:-:-:-:-:-: 0x38400800	181		LDR	+:+:+:+:+:+:+:+:+:+	0xFC400400
184 LDTRB -:-:-:-:-:- 0x38400800	182	Lo	ad/store register (unprivile	(
101	183		STTRB	-(-(-(-(-(-(-(-)-	0x38000800
185 LDTRSB -:-:-:-:-:- 0x38800800	184		LDTRB	-:-:-:-:-:-:-:-:-:-	0x38400800
	185		LDTRSB	-:-:-:-:-:-:-:-:-	0x38800800

1	in use	Opcode	31:30:29:28	Binary
186		LDTRSB	-1-1-1-1-1-1-1-1-1-1-1-	0x38C00800
187		STTRH	-:-:-:-:-:-:-:-:-:-:-	0x78000800
188		LDTRH	-:-:-:-:-:-:-:-:-	0x78400800
189		LDTRSH	-:-:-:-:-:-:-:-:-	0x78800800
190		LDTRSH	-:-:-:-:-:-:-:-	0x78C00800
191		STTR	-:-:-:-:-:-:-:-	0xB8000800
192		LDTR	-:-:-:-:-:-:-:-:-	0xB8400800
193		LDTRSW	-0-0-0-0-0-0-0-0-0-0-	0xB8800800
194		STTR	-:-:-:-:-:-:-:-:-	0xF8000800
195		LDTR	-0-0-0-0-0-0-0-0-0-0-	0xF8400800
196	Lo	ad/store register (immediat	1	
197		STRB	-:-:-:-:-:-:-:-:-:-	0x38000C00
198		LDRB	-:-:-:-:-:-:-:-:-:-	0x38400C00
199		LDRSB	-:-:-:-:-:-:-:-:-:-	0x38800C00
200		LDRSB	-:-:-:-:-:-:-:-:-:-	0x38C00C00
201		STR	-:-:-:-:-:-:-:-:-:-	0x3C000C00
202		LDR	-:-:-:-:-:-:-:-:-:-	0x3C400C00
203		STR	-:-:-:-:-:-:-:-:-:-	0x3C800C00
204		LDR	-:-:-:-:-:-:-:-:-:-	0x3CC00C00
205		STRH	-:-:-:-:-:-:-:-:-:-	0x78000C00
206		LDRH	-:-:-:-:-:-:-:-:-:-	0x78400C00
207		LDRSH	-:-:-:-:-:-:-:-:-:-:-	0x78800C00
208		LDRSH	-:-:-:-:-:-:-:-:-:-:-	0x78C00C00
209		STR	-:-:-:-:-:-:-:-:-:-	0x7C000C00
210		LDR	-:-:-:-:-:-:-:-:-:-	0x7C400C00
211		STR	-:-:-:-:-:-:-:-	0xB8000C00
212		LDR	-:-:-:-:-:-:-:-	0xB8400C00
213		LDRSW	-:-:-:-:-:-:-:-:-	0xB8800C00
214		STR	-:-:-:-:-:-:-:-:-	0xBC000C00
215		LDR	-0-0-0-0-0-0-0-0-0-0-	0xBC400C00
216		STR	-1-1-1-1-1-1-1-1-1-1-	0xF8000C00
217		LDR	-:-:-:-:-:-:-:-:-:-	0xF8400C00
218		STR	-:-:-:-:-:-:-:-:-:-	0xFC000C00
219		LDR	-1-1-1-1-1-1-1-1-1-1-	0xFC400C00
220	Lo	ad/store register (register o		
221		STRB	-0-0-0-0-0-0-0-0-0-0-	0x38200800
222		LDRB	-0-0-0-0-0-0-0-0-0-0-	0x38600800
223		LDRSB	-:-:-:-:-:-:-:-:-:-	0x38A00800

1	in_use	Opcode	31:30:29:28	Binary
224		LDRSB	-0-0-0-0-0-0-0-0-0-	0x38E00800
225		STR	-0-0-0-0-0-0-0-0-0-	0x3C200800
226		LDR	-:-:-:-:-:-:-:-:-	0x3C600800
227		STR	-:-:-:-:-:-:-:-:-	0x3CA00800
228		LDR	-:-:-:-:-:-:-:-:-	0x3CE00800
229		STRH	-:-:-:-:-:-:-:-:-	0x78200800
230		LDRH	-:-:-:-:-:-:-:-	0x78600800
231		LDRSH	-:-:-:-:-:-:-:-	0x78A00800
232		LDRSH	-:-:-:-:-:-:-:-	0x78E00800
233		STR	-:-:-:-:-:-:-:-:-	0x7C200800
234		LDR	-:-:-:-:-:-:-:-	0x7C600800
235		STR	-:-:-:-:-:-:-:-:-	0xB8200800
236		LDR	-:-:-:-:-:-:-:-:-	0xB8600800
237		LDRSW	-:-:-:-:-:-:-:-:-	0xB8A00800
238		STR	-:-:-:-:-:-:-:-:-	0xBC200800
239		LDR	-:-:-:-:-:-:-:-:-	0xBC600800
240		STR	-:-:-:-:-:-:-:-:-	0xF8200800
241		LDR	-:-:-:-:-:-:-:-:-	0xF8600800
243		STR	-:-:-:-:-:-:-:-:-	0xFC200800
244		LDR	-:-:-:-:-:-:-:-:-	0xFC600800
242		PRFM	-:-:-:-:-:-:-:-:-	0xF8A00800
245	Lo	ad/store register (unsigned		
246		STRB	-:-:-:-:-:-:i	0x39000000
247		LDRB	-:-:-:-:-:-:i	0x39400000
248		LDRSB	-:-:-:-:-:-:i	0x39800000
249		LDRSB	-:-:-:-:-:-::i	0x39C00000
250		STR	-:-:-:-:-:-:ii	0x3D000000
251		LDR	-:-:-:-:-:-:ii	0x3D400000
252		STR	-:-:-:-:-:-:ii	0x3D800000
253		LDR	-:-:-:-:-:-:i	0x3DC00000
254		STRH	-:-:-:-:-:-:ii	0x79000000
255		LDRH	-:-:-:-:-:-:ii	0x79400000
256		LDRSH	-:-:-:-:-:-:ii	0x79800000
257		LDRSH	-:-:-:-:-:-:i	0x79C00000
258		STR	-:-:-:-:-:-:i	0x7D000000
259		LDR	-:-:-:-:-:-:i	0x7D400000
260		STR	-:-:-:-:-:-:-:ii	0xB9000000
261		LDR	+0+0+0+0+0+0+0+0+0ii	0xB9400000

1	in_use	Opcode	31:30:29:28	Binary
262	_	LDRSW	-:-:-:-:-:::	0xB9800000
263		STR	-:-:-:-:i	0xBD000000
264		LDR	-:-:-:-:i	0xBD400000
265		STR	-:-:-:-:-:	0xF9000000
266		LDR	-:-:-:-:-:	0xF9400000
268		STR	-:-:-:-:-:-:	0xFD000000
269		LDR	-:-:-:-:-:-:	0xFD400000
267		PRFM	-:-:-:-:-:	0xF9800000
270	Data	processing - Immedia	1	
271				
272		ADR	-:immlo::-:-:-:	0x10000000
273		ADRP	-:immlo::-:-:-:	0x90000000
274	Ac	ld/subtract (immediate)		
275		ADD	-:-:-:-:-:	0x11000000
276		ADDS	-(-(-(-(-(-(-(-)-	0x31000000
277		SUB	-(-(-(-(-(-(-(-)-	0x51000000
278		SUBS	-:-:-:-:-:-:	0x71000000
279		ADD	-:-:-:-:-:-:	0x91000000
280		ADDS	-:-:-:-:-:	0xB1000000
281		SUB	-:-:-:-:-:	0xD1000000
282		SUBS	-:-:-:-:-:-:	0xF1000000
283	Lo	gical (immediate)		
284		AND	-:-:-:-:-:-:	0x12000000
285		ORR	-:-:-:-:-:-:	0x32000000
286		EOR	-:-:-:-:-:-:	0x52000000
287		ANDS	-:-:-:-:-:-:	0x72000000
288		AND	-:-:-:-:-:-:	0x92000000
289		ORR	-:-:-:-:-:-:	0xB2000000
290		EOR	-:-:-:-:-:-:	0xD2000000
291		ANDS	-:-:-:-:-:::i	0xF2000000
292	Mo	ove wide (immediate)		
293		MOVN	-:-:-:-:-:-:-:-:-	0x12800000
294		MOVZ	-:-:-:-:-:-:-:-:-:-	0x52800000
295		MOVK	-:-:-:-:-:-:-:-:-:-	0x72800000
296		MOVN	-:-:-:-:-:-:-:-:-:-	0x92800000
297		MOVZ	-:-:-:-:-:-:-:-:-:-	0xD2800000
298		MOVK	-:-:-:-:-:-:-:-:-:-	0xF2800000
299	Bit	tfield		

1	in use	Opcode	31:30:29:28	Binary
300		SBFM	-:-:-:-:-:-::i	0x13000000
301		BFM	-:-:-:-:-:-::-::-::ii	0x33000000
302		UBFM	-:-:-:-:-:-::-::-::ii	0x53000000
303		SBFM	-0-0-0-0-0-0-0-0-0	0x93400000
304		BFM	-0-0-0-0-0-0-0-0-0	0xB3400000
305		UBFM		0xD3400000
306	Ex	tract		
307		EXTR		0x13800000
308		EXTR		0x93C08000
309	Data	Processing - register		
310	Lo	gical (shifted register)		
311		AND	-:-:-:-:-:shif	0x0A000000
312		BIC	-:-:-:-:-:shif	0x0A200000
313		ORR	-:-:-:-::shif	0x2A000000
314		ORN	-:-:-:-::shif	0x2A200000
315		EOR	-:-:-:-::shif	0x4A000000
316		EON	-:-:-:-::shif	0x4A200000
317		ANDS	-:-:-:-::shif	0x6A000000
318		BICS	-:-:-:-::shif	0x6A200000
319		AND	-:-:-:-::shif	00000000000000000000000000000000000000
320		BIC	-:-:-:-::shif	0x8A200000
321		ORR	-:-:-:-::shif	0xAA000000
322		ORN	-:-:-:-:shif	0xAA200000
323		EOR	-:-:-:-::shif	0xCA000000
324		EON	-:-:-:-:shif	0xCA200000
325		ANDS	-:-:-:-:shif	0xEA000000
326	_	BICS	-:-:-:-:shif	0xEA200000
327	Ac	ld/subtract (shifted register		0.0000000
328		ADD	-0-0-0-0-0-0-0-0-0-0-	0x0B000000
329		ADDS	-1-1-1-1-1-1-1-1-1-	0x2B000000
330		SUB	-0-0-0-0-0-0-0-0-0-0-	0x4B000000
331		SUBS	-1-1-1-1-1-1-1-1-1-	0x6B000000
332		ADD	-:-:-:-:-:-:-:-:-	0x8B000000
333		ADDS	-:-:-:-:-:-:-:-:-:-	0xAB000000 0xCB000000
334		SUB	-:-:-:-:-:-:-:-:-:-	0xCB000000
335	Λ.	SUBS	-1-1-1-1-1-1-1-1-1-1-1- 4	UVEDUUUUU
336	AC	Id/subtract (extended regis ADD		0x0B200000
337		AUU	-:-:-:-:-:-:-:-	UXUDZUUUUU

1	in use	Opcode	31:30:29:28	Binary
338	_	ADDS	-:-:-:-:-:-:-:-:-:-:-	0x2B200000
339		SUB	-:-:-:-:-:-:-:-:-	0x4B200000
340		SUBS	-0-0-0-0-0-0-0-0-0-0-	0x6B200000
341		ADD	-0-0-0-0-0-0-0-0-0-0-	0x8B200000
342		ADDS	-:-:-:-:-:-:-:-:-:-:-	0xAB200000
343		SUB	-:-:-:-:-:-:-:-:-:-:-	0xCB200000
344		SUBS	-:-:-:-:-:-:-:-:-:-:-	0xEB200000
345	Ac	ld/subtract (with carry)		
346		ADC	-:-:-:-:-:-:-:-:-	0x1A000000
347		ADCS	-:-:-:-:-:-:-:-:-	0x3A000000
348		SBC	-:-:-:-:-:-:-:-:-:-	0x5A000000
349		SBCS	-:-:-:-:-:-:-:-:-:-	0x7A000000
350		ADC	-0-0-0-0-0-0-0-0-0-0-	0x9A000000
351		ADCS	-:-:-:-:-:-:-:-:-:-	0xBA000000
352		SBC	-0-0-0-0-0-0-0-0-0-0-	0xDA000000
353		SBCS	-0-0-0-0-0-0-0-0-0-0-	0xFA000000
354	Co	onditional compare (registe	ei	
355		CCMN	-0-0-0-0-0-0-0-0-0-0-	0x3A400000
356		CCMN	-:-:-:-:-:-:-:-:-:-	0xBA400000
357		CCMP	-0-0-0-0-0-0-0-0-0-0-	0x7A400000
358		CCMP		0xFA400000
359	Co	onditional compare (immed	li	
360		CCMN	-:-:-:-:-:-:-:-:-:-	0x3A400800
361		CCMN	-:-:-:-:-:-:-:-:-:-	0xBA400800
362		CCMP	-:-:-:-:-:-:-:-:-:-	0x7A400800
363		CCMP	-:-:-:-:-:-:-:-:-:-	0xFA400800
364	Co	onditional select		
365		CSEL	-:-:-:-:-:-:-:-:-:-	0x1A800000
366		CSINC	-:-:-:-:-:-:-:-:-:-	0x1A800400
367		CSINV	-:-:-:-:-:-:-:-:-:-	0x5A800000
368		CSNEG	-:-:-:-:-:-:-:-:-:-	0x5A800400
369		CSEL	-:-:-:-:-:-:-:-:-:-	0x9A800000
370		CSINC	-:-:-:-:-:-:-:-:-:-	0x9A800400
371		CSINV	-:-:-:-:-:-:-:-:-:-	0xDA800000
372		CSNEG	-:-:-:-:-:-:-:-:-:-	0xDA800400
373	Da	ata-processing (3 source)		
374		MADD	-:-:-:-:-:-:-:-:-:-	0x1B000000
375		MADD	-:-:-:-:-:-:-:-:-:-	0x9B000000

			04 00 00 00	D:
1	in_use	Opcode	31:30:29:28	Binary
376		SMADDL	-:-:-:-:-:-:-:-:-	0x9B200000
377		UMADDL	-:-:-:-:-:-:-:-:-	0x9BA00000
378		MSUB	-:-:-:-:-:-:-:-:-	0x1B008000
379		MSUB	-:-:-:-:-:-:-:-:-	0x9B008000
380		SMSUBL	-:-:-:-:-:-:-:-:-	0x9B208000
381		UMSUBL	-:-:-:-:-:-:-:-:-:-	0x9BA08000
382		SMULH	-:-:-:-:-:-:-:-:-:-	0x9B400000
383		UMULH	-:-:-:-:-:-:-:-:-:-	0x9BC00000
384	Da	ata-processing (2 source)		
385		CRC32X	-:-:-:-:-:-:-:-:-:-	0x9AC04C00
386		CRC32CX	-0-0-0-0-0-0-0-0-0-0-	0x9AC05C00
387		CRC32B	-:-:-:-:-:-:-:-:-:-	0x1AC04000
388		CRC32CB	-:-:-:-:-:-:-:-:-:-	0x1AC05000
389		CRC32H	-:-:-:-:-:-:-:-:-:-	0x1AC04400
390		CRC32CH	-:-:-:-:-:-:-:-:-:-	0x1AC05400
391		CRC32W	-:-:-:-:-:-:-:-:-:-	0x1AC04800
392		CRC32CW	-:-:-:-:-:-:-:-:-:-	0x1AC05800
393		UDIV	-:-:-:-:-:-:-:-:-:-	0x1AC00800
394		UDIV	-:-:-:-:-:-:-:-:-:-	0x9AC00800
395		SDIV	-:-:-:-:-:-:-:-:-:-	0x1AC00C00
396		SDIV	-:-:-:-:-:-:-:-:-:-	0x9AC00C00
397		LSLV	-:-:-:-:-:-:-:-:-:-	0x1AC02000
398		LSLV	-:-:-:-:-:-:-:-:-:-	0x9AC02000
399		LSRV	-0-0-0-0-0-0-0-0-0-0-	0x1AC02400
400		LSRV	-0-0-0-0-0-0-0-0-0-0-	0x9AC02400
401		ASRV	-0-0-0-0-0-0-0-0-0-0-	0x1AC02800
402		ASRV	-0-0-0-0-0-0-0-0-0-0-	0x9AC02800
403		RORV	-:-:-:-:-:-:-:-:-:-	0x1AC02C00
404		RORV	-:-:-:-:-:-:-:-:-:-	0x9AC02C00
405	Da	ata-processing (1 source)		
406		RBIT	-:-:-:-:-:-:-:-:-:-	0x5AC00000
407		RBIT	-:-:-:-:-:-:-:-:-:-	0xDAC00000
408		CLZ	-:-:-:-:-:-:-:-:-:-	0x5AC01000
409		CLZ	-:-:-:-:-:-:-:-:-:-	0xDAC01000
410		CLS	-:-:-:-:-:-:-:-:-:-	0x5AC01400
411		CLS	-:-:-:-:-:-:-:-:-:-	0xDAC01400
412		REV	-:-:-:-:-:-:-:-:-:-	0x5AC00800
413		REV	-:-:-:-:-:-:-:-:-:-	0xDAC00C00
		· - - ·	•	

1	in_	use	Opcode	31:30:29:28	Binary
414			REV16	-0-0-0-0-0-0-0-0-0-0-	0xDAC00400
415			REV16	-0-0-0-0-0-0-0-0-0-0-	0x5AC00400
416			REV32	-:-:-:-:-:-:-:-:-	0xDAC00800
417			Processing – SIMD an		
418		Flo	oating-point<->fixed-point o	:	
419			SCVTF	-:-:-:-:-:-:-:-:-	0x1E020000
420			UCVTF	-:-:-:-:-:-:-:-:-	0x1E030000
421			FCVTZS	-:-:-:-:-:-:-:-:-	0x1ED80000
422	II		FCVTZU	-:-:-:-:-:-:-:-:-:-	0x1ED90000
423			SCVTF	-:-:-:-:-:-:-:-:-:-	0x1E020000
424	II		UCVTF	-0-0-0-0-0-0-0-0-0-0-	0x1E030000
425	<i>II</i>		FCVTZS	-0-0-0-0-0-0-0-0-0-0-	0x1ED80000
426	II		FCVTZU	-:-:-:-:-:-:-:-:-:-	0x1ED90000
427	II		SCVTF	-:-:-:-:-:-:-:-:-	0x9E020000
428	II		UCVTF	-0-0-0-0-0-0-0-0-0-	0x9E030000
429	II		FCVTZS	-:-:-:-:-:-:-:-:-	0x9ED80000
430	II		FCVTZU	-0-0-0-0-0-0-0-0-0-0-	0x9ED90000
431	II		SCVTF	-:-:-:-:-:-:-:-:-:-	0x9E020000
432	II		UCVTF	-0-0-0-0-0-0-0-0-0-0-	0x9E030000
433	II		FCVTZS	-0-0-0-0-0-0-0-0-0-0-	0x9ED80000
434	//		FCVTZU	-0-0-0-0-0-0-0-0-0-0-0-	0x9ED90000
435	<i>II</i>	Flo	oating-point conditional cor		
436	II		FCCMP	-:-:-:-:-:-:-:-:-:-	0x1E200400
437	//		FCCMPE	-0-0-0-0-0-0-0-0-0-0-0-	0x1E200410
438	//		FCCMP	-0-0-0-0-0-0-0-0-0-0-0-	0x1E600400
439	II		FCCMPE	-0-0-0-0-0-0-0-0-0-0-	0x1E600410
440	//	Flo	oating-point data-processin	ı	
441	<i>II</i>		FMUL	-0-0-0-0-0-0-0-0-0-0-	0x1E200800
442	<i>II</i>		FDIV	-0-0-0-0-0-0-0-0-0-0-0-	0x1E201800
443	<i>II</i>		FADD	-0-0-0-0-0-0-0-0-0-0-0-	0x1E202800
444	<i>II</i>		FSUB	-0-0-0-0-0-0-0-0-0-0-	0x1E203800
445			FMAX	-:-:-:-:-:-:-:-:-	0x1E204800
446			FMIN	-0-0-0-0-0-0-0-0-0-0-	0x1E205800
447	<i>II</i>		FMAXNM	-0-0-0-0-0-0-0-0-0-0-	0x1E206800

1	in_use	Opcode	31:30:29:28	Binary
448	<i>II</i>	FMINNM	-:-:-:-:-:-:-:-:-:-	0x1E207800
449	<i>II</i>	FNMUL	-:-:-:-:-:-:-:-:-:-	0x1E208800
450	<i>II</i>	FMUL	-:-:-:-:-:-:-:-:-:-	0x1E600800
451	<i>II</i>	FDIV	-:-:-:-:-:-:-:-:-:-	0x1E601800
452	<i>II</i>	FADD	-:-:-:-:-:-:-:-:-:-	0x1E602800
453	<i>II</i>	FSUB	-:-:-:-:-:-:-:-:-:-	0x1E603800
454	<i>II</i>	FMAX	-:-:-:-:-:-:-:-:-:-	0x1E604800
455	<i>II</i>	FMIN	-:-:-:-:-:-:-:-:-:-	0x1E605800
456	<i>II</i>	FMAXNM	-:-:-:-:-:-:-:-:-:-	0x1E606800
457	<i>II</i>	FMINNM	-:-:-:-:-:-:-:-:-:-	0x1E607800
458	<i>II</i>	FNMUL	-:-:-:-:-:-:-:-:-:-	0x1E608800
459	// Flo	oating-point conditional sel	1	
460	<i>II</i>	FCSEL	-:-:-:-:-:-:-:-:-:-	0x1E200C00
461	<i>II</i>	FCSEL	-:-:-:-:-:-:-:-:-:-	0x1E600C00
462	// Flo	pating-point immediate		
463	<i>II</i>	FMOV	-:-:-:-:-:-:-:-:-:-	0x1E201000
464	<i>II</i>	FMOV	-:-:-:-:-:-:-:-:-:-	0x1E601000
465	// Flo	oating-point compare		
466	<i>II</i>	FCMP	-:-:-:-:-:-:-:-:-:-	0x1E202000
467	<i>II</i>	FCMP	-:-:-:-:-:-:-:-:-:-	0x1E202008
468	<i>II</i>	FCMPE	-:-:-:-:-:-:-:-:-:-	0x1E202010
469	<i>II</i>	FCMPE	-:-:-:-:-:-:-:-:-:-	0x1E202018
470	<i>II</i>	FCMP	-:-:-:-:-:-:-:-:-:-	0x1E602000
471	<i>II</i>	FCMP	-:-:-:-:-:-:-:-:-:-	0x1E602008
472	<i>II</i>	FCMPE	-:-:-:-:-:-:-:-:-:-	0x1E602010
473	<i>II</i>	FCMPE	-:-:-:-:-:-:-:-:-:-	0x1E602018
474	// Flo	oating-point data-processin	1	
475	<i>II</i>	FMOV	-:-:-:-:-:-:-:-:-:-	0x1E204000
476	<i>II</i>	FABS	-:-:-:-:-:-:-:-:-:-	0x1E20C000
477	<i>II</i>	FNEG	-:-:-:-:-:-:-:-:-:-	0x1E214000
478	<i>II</i>	FSQRT	-:-:-:-:-:-:-:-:-:-:-	0x1E21C000
479	<i>II</i>	FCVT	-:-:-:-:-:-:-:-:-:-:-	0x1E22C000
480	<i>II</i>	FCVT	-:-:-:-:-:-:-:-:-:-:-	0x1E23C000
481	<i>II</i>	FRINTN	-0-0-0-0-0-0-0-0-0-0-	0x1E244000

1	in_use	Opcode	31:30:29:28	Binary
482	<i>II</i>	FRINTP	+0+0+0+0+0+0+0+0+0+0+0+	0x1E24C000
483	<i>II</i>	FRINTM	-1-1-1-1-1-1-1-1-1-1-1-	0x1E254000
484	<i>II</i>	FRINTZ	+0+0+0+0+0+0+0+0+0+0+0+	0x1E25C000
485	<i>II</i>	FRINTA	+0+0+0+0+0+0+0+0+0+0+0+	0x1E264000
486	<i>II</i>	FRINTX	-1-1-1-1-1-1-1-1-1-1-1-	0x1E274000
487	<i>II</i>	FRINTI	-1-1-1-1-1-1-1-1-1-1-1-	0x1E27C000
488	<i>II</i>	FMOV	-1-1-1-1-1-1-1-1-1-1-1-	0x1E604000
489	<i>II</i>	FABS	-1-1-1-1-1-1-1-1-1-1-1-	0x1E60C000
490	<i>II</i>	FNEG	+0+0+0+0+0+0+0+0+0+0+0+	0x1E614000
491	<i>II</i>	FSQRT	+0+0+0+0+0+0+0+0+0+0+0+	0x1E61C000
492	<i>II</i>	FCVT	+0+0+0+0+0+0+0+0+0+0+0+	0x1E624000
493	<i>II</i>	FCVT	+0+0+0+0+0+0+0+0+0+0+0+	0x1E63C000
494	<i>II</i>	FRINTN	+0+0+0+0+0+0+0+0+0+0+	0x1E644000
495	//	FRINTP	+0+0+0+0+0+0+0+0+0+0+0+	0x1E64C000
496	<i>II</i>	FRINTM	+0	0x1E654000
497	<i>II</i>	FRINTZ	+0+0+0+0+0+0+0+0+0+0+0+	0x1E65C000
498	<i>II</i>	FRINTA	+0	0x1E664000
499	<i>II</i>	FRINTX	+0	0x1E674000
500	<i>II</i>	FRINTI	+0+0+0+0+0+0+0+0+0+0+0+	0x1E67C000
501	//	FCVT	+0+0+0+0+0+0+0+0+0+0+0+	0x1EE24000
502	<i>II</i>	FCVT	+0	0x1EE2C000
503	// F	loating-point<->in	teger conv	
504	<i>II</i>	FCVTNS	+0+0+0+0+0+0+0+0+0+0+0+	0x1E200000
505	<i>II</i>	FCVTNU	+0	0x1E210000
506	<i>II</i>	SCVTF	+0	0x1E220000
507	<i>II</i>	UCVTF	+0	0x1E230000
508	<i>II</i>	FCVTAS	+0	0x1E240000
509	<i>II</i>	FCVTAU	+0	0x1E250000
510	//	FMOV	-1	0x1E260000
511	<i>II</i>	FMOV	+3+3+3+3+3+3+3+3+3+3+3+	0x1E270000
512	<i>II</i>	FCVTPS	+3+3+3+3+3+3+3+3+3+3+3+	0x1E280000
513	<i>II</i>	FCVTPU	+3+3+3+3+3+3+3+3+3+3+3+	0x1E290000
514	<i>II</i>	FCVTMS	+3+3+3+3+3+3+3+3+3+3+3+	0x1E300000
515	<i>II</i>	FCVTMU	+0+0+0+0+0+0+0+0+0+0+	0x1E310000
				-

1	in_use	Opcode	31:30:29:28	Binary
516	<i>II</i>	FCVTZS	-:-:-:-:-:-:-:-:-	0x1E380000
517	<i>II</i>	FCVTZU	-:-:-:-:-:-:-:-:-	0x1E390000
518	<i>II</i>	FCVTNS	-:-:-:-:-:-:-:-:-	0x1E600000
519	<i>II</i>	FCVTNU	-:-:-:-:-:-:-:-:-	0x1E610000
520	<i>II</i>	SCVTF	-:-:-:-:-:-:-:-:-	0x1E620000
521	<i>II</i>	UCVTF	-:-:-:-:-:-:-:-:-	0x1E630000
522	<i>II</i>	FCVTAS	-:-:-:-:-:-:-:-:-	0x1E640000
523	<i>II</i>	FCVTAU	-:-:-:-:-:-:-:-:-	0x1E650000
524	<i>II</i>	FCVTPS	-:-:-:-:-:-:-:-:-	0x1E680000
525	<i>II</i>	FCVTPU	-:-:-:-:-:-:-:-:-	0x1E690000
526	<i>II</i>	FCVTMS	-:-:-:-:-:-:-:-:-	0x1E700000
527	<i>II</i>	FCVTMU	-:-:-:-:-:-:-:-:-	0x1E710000
528	<i>II</i>	FCVTZS	-:-:-:-:-:-:-:-:-	0x1E780000
529	<i>II</i>	FCVTZU	-:-:-:-:-:-:-:-:-	0x1E790000
530	<i>II</i>	FCVTNS	-:-:-:-:-:-:-:-:-	0x9E200000
531	<i>II</i>	FCVTNU	-:-:-:-	0x9E210000
532	<i>II</i>	SCVTF	-:-:-:-:-:-:-:-:-	0x9E220000
533	<i>II</i>	UCVTF	-:-:-:-:-:-:-:-:-	0x9E230000
534	<i>II</i>	FCVTAS	-:-:-:-:-:-:-:-:-	0x9E240000
535	<i>II</i>	FCVTAU	-:-:-:-:-:-:-:-:-	0x9E250000
536	<i>II</i>	FCVTPS	-:-:-:-:-:-:-:-:-	0x9E280000
537	<i>II</i>	FCVTPU	-:-:-:-:-:-:-:-:-	0x9E290000
538	<i>II</i>	FCVTMS	-:-:-:-:-:-:-:-:-	0x9E300000
539	<i>II</i>	FCVTMU	-:-:-:-:-:-:-:-:-	0x9E310000
540	<i>II</i>	FCVTZS	-:-:-:-:-:-:-:-:-	0x9E380000
541	<i>II</i>	FCVTZU	-:-:-:-:-:-:-:-:-	0x9E390000
542	<i>II</i>	FCVTNS	-:-:-:-:-:-:-:-:-	0x9E600000
543	<i>II</i>	FCVTNU	-:-:-:-:-:-:-:-:-	0x9E610000
544	<i>II</i>	SCVTF	-:-:-:-:-:-:-:-:-	0x9E620000
545	<i>II</i>	UCVTF	-:-:-:-	0x9E630000
546	<i>II</i>	FCVTAS	-:-:-:-	0x9E640000
547	<i>II</i>	FCVTAU	-:-:-:-	0x9E650000
548	<i>II</i>	FMOV	-:-:-:-	0x9E660000
549	<i>II</i>	FMOV	-0-0-0-0-0-0-0-0-0-0-	0x9E670000

1	in_use	Opcode	31:30:29:28	Binary
1 550	//	FCVTPS	-:-:-:-:-:-:-:-	0x9E680000
551		FCVTPU	-0-0-0-0-0-0-0-0-0-0-	0x9E690000
552		FCVTMS	-0-0-0-0-0-0-0-0-0-0-0-	0x9E700000
553		FCVTMU	-0-0-0-0-0-0-0-0-0-0-	0x9E710000
554		FCVTZS	-0-0-0-0-0-0-0-0-0-0-0-	0x9E780000
555		FCVTZU	-0-0-0-0-0-0-0-0-0-0-0-	0x9E790000
556		FMOV	-0-0-0-0-0-0-0-0-0-0-	0x9EAE0000
557		FMOV	-0-0-0-0-0-0-0-0-0-0-	0x9EAF0000
558		oating-point data-processir	1	
559		FMADD		0x1F000000
560		FMSUB	+0+0+0+0+0+0+0+0+0+0+0+	0x1F008000
561		FNMADD	+0+0+0+0+0+0+0+0+0+0+0+	0x1F200000
562		FNMSUB	+0+0+0+0+0+0+0+0+0+0+	0x1F208000
563		FMADD	+0+0+0+0+0+0+0+0+0+0+0+	0x1F400000
564		FMSUB	+0+0+0+0+0+0+0+0+0+0+0+	0x1F408000
565		FNMADD	+0+0+0+0+0+0+0+0+0+0+	0x1F600000
566		FNMSUB	+0+0+0+0+0+0+0+0+0+0+	0x1F608000
567		dvSIMD scalar three same		
568		SQADD	-0-0-0-0-0-0-0-0-0-0-	0x5E200C00
569	<i>II</i>	SQSUB	-0-0-0-0-0-0-0-0-0-0-	0x5E202C00
570	<i>II</i>	CMGT	-0-0-0-0-0-0-0-0-0-0-	0x5E203400
571	<i>II</i>	CMGE		0x5E203C00
572	<i>II</i>	SSHL		0x5E204400
573	<i>II</i>	SQSHL		0x5E204C00
574	<i>II</i>	SRSHL		0x5E205400
575	<i>II</i>	SQRSHL		0x5E205C00
576	<i>II</i>	ADD		0x5E208400
577	<i>II</i>	CMTST		0x5E208C00
578	<i>II</i>	SQDMULH		0x5E20B400
579	<i>II</i>	FMULX		0x5E20DC00
580	<i>II</i>	FCMEQ	-0-0-0-0-0-0-0-0-0-0-	0x5E20E400
581	<i>II</i>	FRECPS	-0-0-0-0-0-0-0-0-0-0-	0x5E20FC00
582	<i>II</i>	FRSQRTS	-0-0-0-0-0-0-0-0-0-0-	0x5EA0FC00
583	<i>II</i>	UQADD	-0-0-0-0-0-0-0-0-0-0-	0x7E200C00

1	in_use	Opcode	31:30:29:28	Binary
584	_	UQSUB	-0-0-0-0-0-0-0-0-0-0-	0x7E202C00
585		CMHI	-0-0-0-0-0-0-0-0-0-0-	0x7E203400
586		CMHS	-0-0-0-0-0-0-0-0-0-0-	0x7E203C00
587		USHL	-0-0-0-0-0-0-0-0-0-0-	0x7E204400
588		UQSHL	-0-0-0-0-0-0-0-0-0-0-	0x7E204C00
589		URSHL	-0-0-0-0-0-0-0-0-0-	0x7E205400
590		UQRSHL	-0-0-0-0-0-0-0-0-0-	0x7E205C00
591		SUB	-0-0-0-0-0-0-0-0-0-	0x7E208400
592		CMEQ	-0-0-0-0-0-0-0-0-0-	0x7E208C00
593	<i>II</i>	SQRDMULH	-0-0-0-0-0-0-0-0-0-	0x7E20B400
594	<i>II</i>	FCMGE	-0-0-0-0-0-0-0-0-0-	0x7E20E400
595	<i>II</i>	FACGE	-0-0-0-0-0-0-0-0-0-	0x7E20EC00
596	<i>II</i>	FABD	-0-0-0-0-0-0-0-0-0-	0x7EA0D400
597	<i>II</i>	FCMGT	-0-0-0-0-0-0-0-0-0-0-	0x7EA0E400
598	<i>II</i>	FACGT	-0-0-0-0-0-0-0-0-0-0-	0x7EA0EC00
599	// Ad	vSIMD scalar three differer	1	
600	<i>II</i>	SQDMLAL	-:-:-:::size	0x5E209000
601	<i>II</i>	SQDMLAL2	-:-:-:::size	0x5E209000
602	<i>II</i>	SQDMLSL	-:-:-:-:size	0x5E20B000
603	<i>II</i>	SQDMLSL2	-:-:-:-::size	0x5E20B000
604	<i>II</i>	SQDMULL	-:-:-:-::size	0x5E20D000
605	<i>II</i>	SQDMULL2	-:-:-:-::size	0x5E20D000
606	// Ad	vSIMD scalar two-reg misc	;	
607	<i>II</i>	SUQADD	-0-0-0-0-0-0-0-0-	0x5E203800
608	<i>II</i>	SQABS	-0-0-0-0-0-0-0-0-	0x5E207800
609	<i>II</i>	CMGT	-0-0-0-0-0-0-0-0-0-	0x5E208800
610	<i>II</i>	CMEQ	-0-0-0-0-0-0-0-0-0-	0x5E209800
611	<i>II</i>	CMLT	-0-0-0-0-0-0-0-0-0-	0x5E20A800
612	<i>II</i>	ABS	-0-0-0-0-0-0-0-0-0-0-	0x5E20B800
613	<i>II</i>	SQXTN	-0-0-0-0-0-0-0-0-0-0-	0x5E214800
614		SQXTN2	-0-0-0-0-0-0-0-0-0-0-	0x5E214800
615	<i>II</i>	FCVTNS	-0-0-0-0-0-0-0-0-0-0-	0x5E21A800
616		FCVTMS	-0-0-0-0-0-0-0-0-0-0-	0x5E21B800
617	<i>II</i>	FCVTAS	-:-:-:-:-:-:-:-:-	0x5E21C800

1	in_use	e Opcode	31:30:29:28	Binary
	//	SCVTF	-0-0-0-0-0-0-0-0-0-0-	0x5E21D800
619	<i>II</i>	FCMGT	-0-0-0-0-0-0-0-0-0-0-	0x5EA0C800
620	<i>II</i>	FCMEQ	-0-0-0-0-0-0-0-0-0-0-	0x5EA0D800
621		FCMLT	-0-0-0-0-0-0-0-0-0-0-	0x5EA0E800
622	<i>II</i>	FCVTPS	-0-0-0-0-0-0-0-0-0-0-	0x5EA1A800
623	<i>II</i>	FCVTZS	-0-0-0-0-0-0-0-0-0-0-	0x5EA1B800
624	<i>II</i>	FRECPE	-0-0-0-0-0-0-0-0-0-0-	0x5EA1D800
625	<i>II</i>	FRECPX	-0-0-0-0-0-0-0-0-0-0-	0x5EA1F800
626	<i>II</i>	USQADD	-0-0-0-0-0-0-0-0-0-0-	0x7E203800
627	<i>II</i>	SQNEG	+0+0+0+0+0+0+0+0+0+0+	0x7E207800
628	<i>II</i>	CMGE	+0+0+0+0+0+0+0+0+0+0+	0x7E208800
629	<i>II</i>	CMLE	-:-:-:-:-:-:-:-:-:-	0x7E209800
630	<i>II</i>	NEG	-:-:-:-:-:-:-:-:-:-	0x7E20B800
631	<i>II</i>	SQXTUN	-0-0-0-0-0-0-0-0-0-0-	0x7E212800
632	<i>II</i>	SQXTUN2	-:-:-:-:-:-:-:-:-:-	0x7E212800
633	<i>II</i>	UQXTN	+0+0+0+0+0+0+0+0+0+0+	0x7E214800
634	<i>II</i>	UQXTN2	+0+0+0+0+0+0+0+0+0+0+	0x7E214800
635	<i>II</i>	FCVTXN	+0+0+0+0+0+0+0+0+0+0+	0x7E216800
636	<i>II</i>	FCVTXN2	-0-0-0-0-0-0-0-0-0-	0x7E216800
637	<i>II</i>	FCVTNU	-:-:-:-:-:-:-:-:-:-	0x7E21A800
638	<i>II</i>	FCVTMU	-0-0-0-0-0-0-0-0-0-	0x7E21B800
639	<i>II</i>	FCVTAU	-:-:-:-:-:-:-:-:-:-	0x7E21C800
640	<i>II</i>	UCVTF	-:-:-:-:-:-:-:-:-:-	0x7E21D800
641	<i>II</i>	FCMGE	-:-:-:-:-:-:-:-:-:-	0x7EA0C800
642	<i>II</i>	FCMLE	-:-:-:-:-:-:-:-:-:-	0x7EA0D800
643	<i>II</i>	FCVTPU	-:-:-:-:-:-:-:-:-:-	0x7EA1A800
644	<i>II</i>	FCVTZU	-:-:-:-:-:-:-:-:-:-	0x7EA1B800
645	<i>II</i>	FRSQRTE	-:-:-:-:-:-:-:-:-:-	0x7EA1D800
646	<i>II</i>	AdvSIMD scalar pairwise		
647	<i>II</i>	ADDP	-:-:-:-:-:-:-:-:-:-	0x5E31B800
648	<i>II</i>	FMAXNMP	-:-:-:-:-:-:-:-:-:-	0x7E30C800
649	<i>II</i>	FADDP	-:-:-:-:-:-:-:-:-:-	0x7E30D800
650	<i>II</i>	FMAXP	-:-:-:-:-:-:-:-:-:-	0x7E30F800
651	<i>II</i>	FMINNMP	-:-:-:-:-:-:-:-:-:-	0x7EB0C800

1	in_us	e O	pcode	31:30:29:28	Binary
652	//	FI	MINP	-:-:-:-:-:-:-:-:-	0x7EB0F800
653	//	AdvS	SIMD scalar copy		
654	//	D	UP	-:-:-:-:-:-:-:-:-	0x5E000400
655	//	AdvS	SIMD scalar x indexed ele		
656	//	S	QDMLAL	+:-:-:-:-:L	0x5F003000
657	//	S	QDMLAL2	-:-:-:-:L	0x5F003000
658	//	S	QDMLSL	-:-:-:-:L	0x5F007000
659	//	S	QDMLSL2	-:-:-:-:L	0x5F007000
660	//	S	QDMULL	+:+:+:+:+:+:+:+:L	0x5F00B000
661	//	S	QDMULL2	-:-:-:-:L	0x5F00B000
662	//	S	QDMULH	-:-:-:-:L	0x5F00C000
663	//	S	QRDMULH	-:-:-:-:L	0x5F00D000
664	//	FI	MLA	-:-:-:-:L	0x5F801000
665	//	FI	MLS	+:+:+:+:+:+:+:+:L	0x5F805000
666	//	FI	MUL	+:+:+:+:+:+:+:+:L	0x5F809000
667	//	FI	MULX	+:+:+:+:+:+:+:+:L	0x7F809000
668	//	AdvS	SIMD scalar shift by imme		
669	//	S	SHR	-:-:-:-i-:-im	0x5F000400
670	//	S	SRA	-:-:-:-i-:-im	0x5F001400
671	//	SI	RSHR	-:-:-:-:-im	0x5F002400
672	//	SI	RSRA	-:-:-:-:-im	0x5F003400
673	//	SI	HL	-:-:-:-i-:-:im	0x5F005400
674	//	S	QSHL	-:-:-:-i-:-:im	0x5F007400
675	//	S	QSHRN	-:-:-:-i-:-:im	0x5F009400
676	//	S	QSHRN2	-:-:-:-i-:-:im	0x5F009400
677	<i>II</i>	S	QRSHRN	-:-:-:-i-:-:im	0x5F009C00
678	<i>II</i>	S	QRSHRN2	-:-:-:-i-:-:im	0x5F009C00
679	<i>II</i>	S	CVTF	-:-:-:-i-:-:im	0x5F00E400
680	<i>II</i>	F	CVTZS	-:-:-:-:-im	0x5F00FC00
681	//	U	SHR	-:-:-:im	0x7F000400
682	//	U	SRA	-:-:-:-:-im	0x7F001400
683	//	U	RSHR	-:-:-:-:-im	0x7F002400
684	//	U	RSRA	-:-:-:-:-im	0x7F003400
685	<i>II</i>	SI	RI	-:-:-:-:im	0x7F004400

1 in_use	e Opcode	31:30:29:28	Binary
686 <i>II</i>	SLI	-:-:-:-:-:-:im	0x7F005400
687 //	SQSHLU	-:-:-:-:-:-:im	0x7F006400
688 <i> </i>	UQSHL	-:-:-:-:-:-:im	0x7F007400
689 //	SQSHRUN	-:-:-:-:-:-:im	0x7F008400
690 //	SQSHRUN2	-:-:-:-:-:-:im	0x7F008400
691 //	SQRSHRUN	-:-:-:-:-:-:im	0x7F008C00
692 //	SQRSHRUN2	-:-:-:-:-:-:im	0x7F008C00
693 //	UQSHRN	-:-:-:-:-:-:im	0x7F009400
694 //	UQRSHRN	-:-:-:-:-:-:im	0x7F009C00
695 //	UQRSHRN2	-:-:-:-:-:-:im	0x7F009C00
696 //	UCVTF	-:-:-:-:-:-:im	0x7F00E400
697 //	FCVTZU	-:-:-:-:-:-:im	0x7F00FC00
698 //	Crypto three-reg SHA		
699 //	SHA1C	-:-:-:-:-:-:-:-:-:-	0x5E000000
700 //	SHA1P	-:-:-:-:-:-:-:-:-:-	0x5E001000
701 //	SHA1M	-:-:-:-:-:-:-:-:-:-	0x5E002000
702 //	SHA1SU0	-:-:-:-:-:-:-:-:-:-	0x5E003000
703 //	SHA256H	-:-:-:-:-:-:-:-:-:-	0x5E004000
704 //	SHA256H2	-:-:-:-:-:-:-:-:-:-	0x5E005000
705 //	SHA256SU1	-:-:-:-:-:-:-:-:-:-	0x5E006000
706 //	Crypto two-reg SHA		
707 //	SHA1H	-:-:-:-:-:-:-:-:-:-	0x5E280800
708 //	SHA1SU1	-:-:-:-:-:-:-:-:-:-	0x5E281800
709 //	SHA256SU0	-:-:-:-:-:-:-:-:-:-	0x5E282800
710 //	Crypto AES		
711 //	AESE	-0-0-0-0-0-0-0-0-0-0-	0x4E284800
712 //	AESD	-0-0-0-0-0-0-0-0-0-0-	0x4E285800
713 //	AESMC	-:-:-:-:-:-:-:-:-:-	0x4E286800
714 //	AESIMC	-:-:-:-:-:-:-:-:-	0x4E287800
715 //	AdvSIMD three same		
716 //	SHADD	-:Q:-:-:-:-:-:-:	0x0E200400
717 	SQADD	-:Q:-:-:-:-:-:-:	0x0E200C00
718 //	SRHADD	-:Q:-:-:-:-:-:-:	0x0E201400
719 //	SHSUB	-:Q:-:-:-:-:-:-:	0x0E202400

1	in_use	Opcode	31:30:29:28	Binary
720	<i>II</i>	SQSUB	-:Q:-:-:-:-:-:	0x0E202C00
721	<i>II</i>	CMGT	-:Q:-:-:-:-:-:	0x0E203400
722	<i>II</i>	CMGE	-:Q:-:-:-:-:-:	0x0E203C00
723	<i>II</i>	SSHL Vector	-:Q:-:-:-:-:	0x0E204400
724	<i>II</i>	SQSHL	-:Q:-:-:-:-:-:	0x0E204C00
725	<i>II</i>	SRSHL	-:Q:-:-:-:-:-:	0x0E205400
726	<i>II</i>	SQRSHL	-:Q:-:-:-:-:	0x0E205C00
727	<i>II</i>	SMAX	-:Q:-:-:-:-:	0x0E206400
728	<i>II</i>	SMIN	-:Q:-:-:-:-:	0x0E206C00
729	<i>II</i>	SABD	-:Q:-:-:-:-:	0x0E207400
730	<i>II</i>	SABA	-:Q:-:-:-:-:	0x0E207C00
731	//	ADD	-:Q:-:-:-:-:-:	0x0E208400
732	//	CMTST	-:Q:-:-:-:-:	0x0E208C00
733	//	MLA	-:Q:-:-:-:-:	0x0E209400
734	//	MUL	-:Q:-:-:-:-:	0x0E209C00
735	//	SMAXP	-:Q:-:-:-:-:	0x0E20A400
736	//	SMINP	-:Q:-:-:-:-:-:	0x0E20AC00
737	//	SQDMULH	-:Q:-:-:-:-:-:	0x0E20B400
738	//	ADDP	-:Q:-:-:-:-:-:	0x0E20BC00
739	//	FMAXNM	-:Q:-:-:-:-:-:	0x0E20C400
740	//	FMLA	-:Q:-:-:-:-:-:	0x0E20CC00
741	//	FADD	-:Q:-:-:-:-:-:	0x0E20D400
742	//	FMULX	-:Q:-:-:-:-:-:	0x0E20DC00
743	//	FCMEQ	-:Q:-:-:-:-:-:	0x0E20E400
744	//	FMAX	-:Q:-:-:-:-:-:	0x0E20F400
745	//	FRECPS	-:Q:-:-:-:-:-:	0x0E20FC00
746	//	AND	-:Q:-:-:-:-:-:	0x0E201C00
747	//	BIC	-:Q:-:-:-:-:-:	0x0E601C00
748	//	FMINNM	-:Q:-:-:-:-:-:	0x0EA0C400
749		FMLS	-:Q:-:-:-:-:-:	0x0EA0CC00
750		FSUB	-:Q:-:-:-:-:-:	0x0EA0D400
751		FMIN	-:Q:-:-:-:-:-:	0x0EA0F400
752		FRSQRTS	-:Q:-:-:-:-:-:	0x0EA0FC00
753		ORR	-:Q:-:-:-:-:-:	0x0EA01C00
				-

T54	1 in_use	Opcode	31:30:29:28	Binary
756 // UQADD -:Q:-:-:-:-:-:-:-:- 0x2E200C00 757 // URHADD -:Q:-:-:-:-:-:-:- 0x2E201400 758 // UHSUB -:Q:-:-:-:-:-:-:- 0x2E202400 759 // UQSUB -:Q:-:-:-:-:-:-:- 0x2E202C00 760 // CMHI -:Q:-:-:-:-:-:-:- 0x2E203400 761 // CMHS -:Q:-:-:-:-:-:-:- 0x2E203C00 762 // USHL -:Q:-:-:-:-:-:-:- 0x2E203C00 762 // USHL -:Q:-:-:-:-:-:-:- 0x2E203C00 762 // USHL -:Q:-:-:-:-:-:-:- 0x2E204C00 763 // USHL -:Q:-:-:-:-:-:-:-:- 0x2E204C00 764 // URSHL -:Q:-:-:-:-:-:-:-:- 0x2E205C00 766 // UMAX -:Q:-:-:-:-:-:-:-:- 0x2E205C00 767 // UMAX -:Q:-:-:-:-:-:-:-:- 0x2E206C00 768 // UABA -:Q:-:-:-:-:-:-:-:- 0x2E207C00 769 // UABA -:Q:-:-:-:-:-:-:-:- 0x2E207C00 770 // SUB -:Q:-:-:-:-:-:-:-:-:- <td< td=""><td>754 //</td><td>ORN</td><td>-:Q:-:-:-:-:-:</td><td>0x0EE01C00</td></td<>	754 //	ORN	-:Q:-:-:-:-:-:	0x0EE01C00
757 // URHADD -:Q:-:-:-:-:-:-:-: 0x2E201400 758 // UHSUB -:Q:-:-:-:-:-:-:- 0x2E202400 759 // UQSUB -:Q:-:-:-:-:-:-:- 0x2E202C00 760 // CMHI -:Q:-:-:-:-:-:-:- 0x2E203400 761 // CMHS -:Q:-:-:-:-:-:-:- 0x2E203C00 762 // USHL -:Q:-:-:-:-:-:-:- 0x2E204C00 763 // USHL -:Q:-:-:-:-:-:-:- 0x2E204C00 764 // URSHL -:Q:-:-:-:-:-:-:- 0x2E205C00 765 // URSHL -:Q:-:-:-:-:-:-:-:- 0x2E205C00 766 // UMAX -:Q:-:-:-:-:-:-:-:- 0x2E205C00 767 // UMIN -:Q:-:-:-:-:-:-:-:- 0x2E206C00 768 // UABD -:Q:-:-:-:-:-:-:-:- 0x2E207C00 769 // UABA -:Q:-:-:-:-:-:-:-:- 0x2E207C00 770 // SUB -:Q:-:-:-:-:-:-:-:- 0x2E207C00 771 // CMEQ -:Q:-:-:-:-:-:-:-:- 0x2E208C00 772 // MLS -:Q:-:-:-:-:-:-:-:- 0	755 	UHADD	-:Q:-:-:-:-:-:-:	0x2E200400
758 // UHSUB -:Q:-:-:-:-:-:-:- 0x2E202400 759 // UQSUB -:Q:-:-:-:-:-: 0x2E202C00 760 // CMHI -:Q:-:-:-:-:-: 0x2E203400 761 // CMHS -:Q:-:-:-:-:-: 0x2E203C00 762 // USHL -:Q:-:-:-:-:-: 0x2E204400 763 // UQSHL -:Q:-:-:-:-:-: 0x2E204C00 764 // URSHL -:Q:-:-:-:-:-: 0x2E205C00 765 // UQRSHL -:Q:-:-:-:-:-: 0x2E205C00 766 // UMMX -:Q:-:-:-:-:-: 0x2E205C00 766 // UMMN -:Q:-:-:-:-:-: 0x2E206C00 768 // UMBD -:Q:-:-:-:-:-: 0x2E206C00 768 // UABD -:Q:-:-:-:-:-: 0x2E207C00 769 // UABA -:Q:-:-:-:-:-: 0x2E207C00 770 // SUB -:Q:-:-:-:-:-: 0x2E207C00 771 // CMEQ -:Q:-:-:-:-:-: 0x2E208C00 772 // MLS -:Q:-:-:-:-:-: 0x2E209C00 <tr< td=""><td>756 //</td><td>UQADD</td><td>-:Q:-:-:-:-:-:</td><td>0x2E200C00</td></tr<>	756 //	UQADD	-:Q:-:-:-:-:-:	0x2E200C00
759	757 	URHADD	-:Q:-:-:-:-:-:	0x2E201400
760 // CMHI -:Q:-:-:-:-:-: 0x2E203400 761 // CMHS -:Q:-:-:-:-: 0x2E203C00 762 // USHL -:Q:-:-:-:-: 0x2E204400 763 // UQSHL -:Q:-:-:-:-: 0x2E204C00 764 // URSHL -:Q:-:-:-:-: 0x2E205400 765 // UQRSHL -:Q:-:-:-:-: 0x2E205C00 766 // UMAX -:Q:-:-:-:	758 //	UHSUB	-:Q:-:-:-:-:-:	0x2E202400
761 // CMHS -:Q:-:-:-:-:-:- 0x2E203C00 762 // USHL -:Q:-:-:-:-:-:- 0x2E204400 763 // UQSHL -:Q:-:-:-:-:-:- 0x2E204C00 764 // URSHL -:Q:-:-:-:-:-:- 0x2E205C00 765 // UQRSHL -:Q:-:-:-:-:-:- 0x2E205C00 766 // UMAX -:Q:-:-:-:-:-:- 0x2E206C00 767 // UMIN -:Q:-:-:-:-:-:- 0x2E206C00 768 // UABD -:Q:-:-:-:-:-:- 0x2E207C00 769 // UABA -:Q:-:-:-:-:-:- 0x2E207C00 770 // SUB -:Q:-:-:-:-:-:- 0x2E208C00 771 // SUB -:Q:-:-:-:-:-:- 0x2E208C00 772 // MLS -:Q:-:-:-:-:-:- 0x2E209C00 773 // PMUL -:Q:-:-:-:-:-:- 0x2E209C00 774 // UMINP -:Q:-:-:-:-:- 0x2E20AC00 776 // SQRDMULH -:Q:-:-:-:-:- 0x2E20B400 777 // FMAXNMP -:Q:-:-:-:-:-:- 0x2E20DC00 77	759 //	UQSUB	-:Q:-:-:-:-:-:	0x2E202C00
762 // USHL -:Q:-:-:-:-:-:- 0x2E204400 763 // UQSHL -:Q:-:-:-:-:-:- 0x2E204C00 764 // URSHL -:Q:-:-:-:-:-:- 0x2E205400 765 // UQRSHL -:Q:-:-:-:-:-:- 0x2E205C00 766 // UMAX -:Q:-:-:-:-:-:- 0x2E206C00 767 // UMIN -:Q:-:-:-:-:-:- 0x2E206C00 768 // UABD -:Q:-:-:-:-:-:- 0x2E207C00 769 // UABA -:Q:-:-:-:-:-:-:- 0x2E207C00 770 // SUB -:Q:-:-:-:-:-:-:- 0x2E208400 771 // CMEQ -:Q:-:-:-:-:-:-:- 0x2E208400 772 // MLS -:Q:-:-:-:-:-:-:- 0x2E209400 773 // PMUL -:Q:-:-:-:-:-:-:- 0x2E209C00 774 // UMAXP -:Q:-:-:-:-:-:-:- 0x2E20AC00 775 // UMINP -:Q:-:-:-:-:-:-:- 0x2E20B400 777 // FMAXNMP -:Q:-:-:-:-:-:-:- 0x2E20B400 778 // FADDP -:Q:-:-:-:-:-:-:- 0x2E20DC00	760 //	CMHI	-:Q:-:-:-:-:-:	0x2E203400
763 // UQSHL -:Q:-:-:-:-:-:-:- 0x2E204C00 764 // URSHL -:Q:-:-:-:-:-:-:- 0x2E205400 765 // UQRSHL -:Q:-:-:-:-:-:-:- 0x2E205C00 766 // UMAX -:Q:-:-:-:-:-:-:- 0x2E206C00 767 // UMIN -:Q:-:-:-:-:-:-:- 0x2E206C00 768 // UABD -:Q:-:-:-:-:-:-:- 0x2E207C00 769 // UABA -:Q:-:-:-:-:-:-:- 0x2E207C00 770 // SUB -:Q:-:-:-:-:-:-:- 0x2E208C00 771 // CMEQ -:Q:-:-:-:-:-:-:- 0x2E208C00 772 // MLS -:Q:-:-:-:-:-:-:- 0x2E209C00 773 // PMUL -:Q:-:-:-:-:-:-:- 0x2E209C00 774 // UMAXP -:Q:-:-:-:-:-:-:- 0x2E20AC00 775 // UMINP -:Q:-:-:-:-:-:-:- 0x2E20AC00 776 // SQRDMULH -:Q:-:-:-:-:-:-:- 0x2E20B400 777 // FMAXNMP -:Q:-:-:-:-:-:-:-:- 0x2E20DC00 778 // FADDP -:Q:-:-:-:-:-:-:-:-:- 0x2E	761 //	CMHS	-:Q:-:-:-:-:-:	0x2E203C00
764 // URSHL -:Q::::: 0x2E205400 765 // UQRSHL -:Q::::: 0x2E205C00 766 // UMAX -:Q::::: 0x2E206400 767 // UMIN -:Q::::: 0x2E206C00 768 // UMIN -:Q::::: 0x2E207C00 769 // UABA -:Q:::::- 0x2E207C00 770 // SUB -:Q::::: 0x2E208C00 771 // CMEQ -:Q:::: 0x2E208C00 772 // MLS -:Q::: 0x2E209C00 773 // PMUL -:Q:: 0x2E209C00 774 // UMAXP -:Q:	762 	USHL	-:Q:-:-:-:-:-:	0x2E204400
765 // UQRSHL -:Q:-:-:-:-:-:-: 0x2E205C00 766 // UMAX -:Q:-:-:-:-:-:- 0x2E206400 767 // UMIN -:Q:-:-:-:-:- 0x2E206C00 768 // UABD -:Q:-:-:-:-:-:- 0x2E207400 769 // UABA -:Q:-:-:-:-:-:- 0x2E207C00 770 // SUB -:Q:-:-:-:-:-:- 0x2E208400 771 // CMEQ -:Q:-:-:-:-:-:- 0x2E208C00 772 // MLS -:Q:-:-:-:-:-:- 0x2E209C00 773 // PMUL -:Q:-:-:-:-:-:- 0x2E209C00 774 // UMAXP -:Q:-:-:-:-:-:- 0x2E20A400 775 // UMINP -:Q:-:-:-:-:-:- 0x2E20AC00 776 // SQRDMULH -:Q:-:-:-:-:-:- 0x2E20B400 777 // FMAXNMP -:Q:-:-:-:-:-:- 0x2E20DC00 778 // FADDP -:Q:-:-:-:-:-:- 0x2E20DC00 779 // FMUL -:Q:-:-:-:-:-:- 0x2E20DC00 778 // FCMGE -:Q:-:-:-:-:-:- 0x2E20E400	763 //	UQSHL	-:Q:-:-:-:-:-:	0x2E204C00
766 // UMAX -:Q:-:-:-:-:-: 0x2E206400 767 // UMIN -:Q:-:-:-:-:-: 0x2E206C00 768 // UABD -:Q:-:-:-:-:-: 0x2E207400 769 // UABA -:Q:-:-:-:-:-:- 0x2E207C00 770 // SUB -:Q:-:-:-:-:-:- 0x2E208400 771 // CMEQ -:Q:-:-:-:-:-:- 0x2E208C00 772 // MLS -:Q:-:-:-:-:-:- 0x2E209400 773 // PMUL -:Q:-:-:-:-:-:- 0x2E209C00 774 // UMAXP -:Q:-:-:-:-:-:- 0x2E20A400 775 // UMINP -:Q:-:-:-:-:-:- 0x2E20A400 776 // SQRDMULH -:Q:-:-:-:-:-:- 0x2E20B400 777 // FMAXNMP -:Q:-:-:-:-:-:- 0x2E20C400 778 // FADDP -:Q:-:-:-:-:-:- 0x2E20DC00 779 // FMUL -:Q:-:-:-:-:-:-:- 0x2E20DC00 780 // FCMGE -:Q:-:-:-:-:-:-:- 0x2E20E400	764 //	URSHL	-:Q:-:-:-:-:-:	0x2E205400
767 // UMIN -:Q:-:-:-:-:-:-: 0x2E206C00 768 // UABD -:Q:-:-:-:-:-:-: 0x2E207400 769 // UABA -:Q:-:-:-:-:-:-: 0x2E207C00 770 // SUB -:Q:-:-:-:-:-:-: 0x2E208C00 771 // CMEQ -:Q:-:-:-:-:-:-: 0x2E208C00 772 // MLS -:Q:-:-:-:-:-: 0x2E209C00 773 // PMUL -:Q:-:-:-:-:-: 0x2E209C00 774 // UMAXP -:Q:-:-:-:-:-: 0x2E20A400 775 // UMINP -:Q:-:-:-:-:-: 0x2E20A400 776 // SQRDMULH -:Q:-:-:-:-:-: 0x2E20B400 777 // FMAXNMP -:Q:-:-:-:-:-:-: 0x2E20B400 778 // FADDP -:Q:-:-:-:-:-:-: 0x2E20DC00 779 // FMUL -:Q:-:-:-:-:-:-: 0x2E20DC00	765 //	UQRSHL	-:Q:-:-:-:-:-:	0x2E205C00
768	766 //	UMAX	-:Q:-:-:-:-:-:	0x2E206400
769	767 //	UMIN	-:Q:-:-:-:-:-:	0x2E206C00
770 SUB	768 //	UABD	-:Q:-:-:-:-:-:	0x2E207400
771 CMEQ -:Q:-:-:-:-:-: 0x2E208C00 772 MLS -:Q:-:-:-:-:-: 0x2E209400 773 PMUL -:Q:-:-:-:-:-: 0x2E209C00 774 UMAXP -:Q:-:-:-:-:-: 0x2E20A400 775 UMINP -:Q:-:-:-:-:-: 0x2E20AC00 776 SQRDMULH -:Q:-:-:-:-: 0x2E20B400 777 FMAXNMP -:Q:-:-:-:-:-: 0x2E20C400 778 FADDP -:Q:-:-:-:-:-: 0x2E20DC00 779 FMUL -:Q:-:-:-:-:-: 0x2E20DC00 770 FMUL -:Q:-:-:-:-:-: 0x2E20DC00	769 //	UABA	-:Q:-:-:-:-:-	0x2E207C00
772 // MLS -:Q:-:-:-:-:-:-: 0x2E209400 773 // PMUL -:Q:-:-:-:-:-:-: 0x2E209C00 774 // UMAXP -:Q:-:-:-:-:-:-: 0x2E20A400 775 // UMINP -:Q:-:-:-:-:-:-:-: 0x2E20AC00 776 // SQRDMULH -:Q:-:-:-:-:-:-:-: 0x2E20B400 777 // FMAXNMP -:Q:-:-:-:-:-:-:-: 0x2E20C400 778 // FADDP -:Q:-:-:-:-:-:-:-: 0x2E20D400 779 // FMUL -:Q:-:-:-:-:-:-:-: 0x2E20DC00 780 // FCMGE -:Q:-:-:-:-:-:-:-: 0x2E20E400	770 //	SUB	-:Q:-:-:-:-:-:	0x2E208400
773	771 //	CMEQ	-:Q:-:-:-:-:-:	0x2E208C00
774 // UMAXP -:Q:-:-:-:-:-:-: 0x2E20A400 775 // UMINP -:Q:-:-:-:-:-:-: 0x2E20AC00 776 // SQRDMULH -:Q:-:-:-:-:-:-: 0x2E20B400 777 // FMAXNMP -:Q:-:-:-:-:-:-: 0x2E20C400 778 // FADDP -:Q:-:-:-:-:-:-:-: 0x2E20D400 779 // FMUL -:Q:-:-:-:-:-:-:-: 0x2E20DC00 780 // FCMGE -:Q:-:-:-:-:-:-:-: 0x2E20E400	772 	MLS	-:Q:-:-:-:-:-:	0x2E209400
775 UMINP -:Q:-:-:-:-: 0x2E20AC00 776 SQRDMULH -:Q:-:-:-:-: 0x2E20B400 777 FMAXNMP -:Q:-:-:-:-: 0x2E20C400 778 FADDP -:Q:-:-:-:-: 0x2E20D400 779 FMUL -:Q:-:-:-:-: 0x2E20DC00 780 FCMGE -:Q:-:-:-:-: 0x2E20E400	773 	PMUL	-:Q:-:-:-:-:-:	0x2E209C00
776 SQRDMULH -:Q:-:-:-:-:-: 0x2E20B400 777 FMAXNMP -:Q:-:-:-:-:-: 0x2E20C400 778 FADDP -:Q:-:-:-:-: 0x2E20D400 779 FMUL -:Q:-:-:-:-: 0x2E20DC00 780 FCMGE -:Q:-:-:-:-: 0x2E20E400	774 	UMAXP	-:Q:-:-:-:-:-:	0x2E20A400
777	775 //	UMINP	-:Q:-:-:-:-:-:	0x2E20AC00
778	776 //	SQRDMULH	-:Q:-:-:-:-:-:	0x2E20B400
779	777 	FMAXNMP	-:Q:-:-:-:-:-:	0x2E20C400
780 // FCMGE -:Q:-::-: 0x2E20E400	778 //	FADDP	-:Q:-:-:-:-:-:	0x2E20D400
700	779 //	FMUL	-:Q:-:-:-:-:-:	0x2E20DC00
0.25205000	₇₈₀ //	FCMGE	-:Q:-:-:-:-:-:	0x2E20E400
781 // FACGEQ 0x2E20EC00	781 //	FACGE	-:Q:-:-:-:-:-:	0x2E20EC00
782 // FMAXP -:Q:-::-: 0x2E20F400	782 	FMAXP	-:Q:-:-:-:-:	0x2E20F400
783 // FDIV -:Q:-:: 0x2E20FC00	₇₈₃ //	FDIV	-:Q:-:-:-:-:-:	0x2E20FC00
784 // EOR -:Q:-:-:-:-	784 	EOR	-:Q:-:-:-:-:	0x2E201C00
785 // BSL -:Q:-:: 0x2E601C00	785 //	BSL	-:Q:-:-:-:-:	0x2E601C00
786 // FMINNMP -:Q:-::-	786 //	FMINNMP	-:Q:-:-:-:-:-:	0x2EA0C400
787 // FABD -:Q:-::-: 0x2EA0D400	787 //	FABD	-:Q:-:-:-:-:-	0x2EA0D400

	in use	Oncodo	24.20.20.20	Dinom/
1	in_use	Opcode	31:30:29:28	Binary 0x2EA0E400
788		FCMGT	-:Q:-:-:-:-:-:-:	0x2EA0E400
789		FACGT		0x2EA0EC00
790		FMINP	-:Q:-:-:-:-:	0x2EA0F400
791		BIT	-:Q:-:-:-:-:-:	
792		BIF	-:Q:-:-:-:-:-:	0x2EE01C00
793		dvSIMD three different		00500000
794		SADDL	-:-:-::::SİZ6	0x0E200000
795		SADDL2	-:-:-:-:-:SiZ€	0x4E200000
796		SADDW	-:-:-:-:-::SiZ€	0x0E201000
797		SADDW2	-:-:-:-:-::SiZ€	0x4E201000
798		SSUBL	-:-:-:-:::size	0x0E202000
799		SSUBL2	-:-:-:::size	0x4E202000
800		SSUBW	-:-:-:-:::SiZ6	0x0E203000
801		SSUBW2	-:-:-:-:::size	0x4E203000
802	11	ADDHN	-:-:-:-::size	0x0E204000
803	- 11	ADDHN2	-:-:-:-::size	0x4E204000
804	. //	SABAL	-:-:-:-::size	0x0E205000
805	- 11	SABAL2	-:-:-:-::size	0x4E205000
806	11	SUBHN	-:-:-:-:::size	0x0E206000
807	11	SUBHN2	-:-:-:-:::size	0x4E206000
808	11	SABDL	-:-:-:-::size	0x0E207000
809	<i>II</i>	SABDL2	-:-:-:-:size	0x4E207000
810	<i>II</i>	SMLAL	-:-:-:-:size	0x0E208000
811	<i>II</i>	SMLAL2	-:-:-:-:size	0x4E208000
812		SQDMLAL	-:-:-:-:size	0x0E209000
813	11	SQDMLAL2	-:-:-:-:size	0x4E209000
814	. //	SMLSL	-:-:-:-:size	0x0E20A000
815	11	SMLSL2	-:-:-:-:size	0x4E20A000
816		SQDMLSL	-:-:-:-:size	0x0E20B000
817		SQDMLSL2	-:-:-:size	0x4E20B000
818		SMULL	-:-:-:size	0x0E20C000
819		SMULL2	-:-:-:-:size	0x4E20C000
820		SQDMULL	-:-:-:-::size	0x0E20D000
821		SQDMULL2	-:-:-:-::size	0x4E20D000
J_ 1				

1	in_use	Opcode	31:30:29:28	Binary
822	<i> </i>	PMULL	-:-:-:-:size	0x0E20E000
823	<i>II</i>	PMULL2	-:-:-:-:size	0x4E20E000
824	<i>II</i>	UADDL	-:-:-:-:size	0x2E200000
825	<i>II</i>	UADDL2	-:-:-:-:size	0x6E200000
826	<i>II</i>	UADDW	-:-:-:-:::size	0x2E201000
827	<i>II</i>	UADDW2	-:-:-:-:::size	0x6E201000
828	<i>II</i>	USUBL	-:-:-:-:::size	0x2E202000
829	<i>II</i>	USUBL2	-:-:-:-:::size	0x6E202000
830	<i>II</i>	USUBW	-:-:-:-:::size	0x2E203000
831	<i>II</i>	USUBW2	-:-:-:-:::size	0x6E203000
832	<i>II</i>	RADDHN	-:-:-:-:::size	0x2E204000
833	<i>II</i>	RADDHN2	-:-:-:-:::size	0x6E204000
834	<i>II</i>	UABAL	-:-:-:-:::size	0x2E205000
835	<i>II</i>	UABAL2	-:-:-:-:::size	0x6E205000
836	<i>II</i>	RSUBHN	-:-:-:-:::size	0x2E206000
837	<i>II</i>	RSUBHN2	-:-:-:-:::size	0x6E206000
838	<i>II</i>	UABDL	-:-:-:-:::size	0x2E207000
839	<i>II</i>	UABDL2	-:-:-:-:::size	0x6E207000
840	<i>II</i>	UMLAL	-:-:-:-:::size	0x2E208000
841	<i>II</i>	UMLAL2	-:-:-:-:::size	0x6E208000
842	<i>II</i>	UMLSL	-:-:-:-:::size	0x2E20A000
843	<i>II</i>	UMLSL2	-:-:-:-:::size	0x6E20A000
844	<i>II</i>	UMULL	-:-:-:-:::size	0x2E20C000
845	<i>II</i>	UMULL2	-:-:-:-:size	0x6E20C000
846	// Ad	dvSIMD two-reg misc		
847	<i>II</i>	REV64	-:Q:-:-:-:-:-:	0x0E200800
848	<i>II</i>	REV16	-:Q:-:-:-:-:-:	0x0E201800
849	<i>II</i>	SADDLP	-:Q:-:-:-:-:-:-:	0x0E202800
850	<i>II</i>	SUQADD	-:Q:-:-:-:-:-:	0x0E203800
851	<i>II</i>	CLS	-:Q:-:-:-:-:-:	0x0E204800
852	<i>II</i>	CNT	-:Q:-:-:-:-:-:-:	0x0E205800
853	<i>II</i>	SADALP	-:Q:-:-:-:-:-:-:	0x0E206800
854	<i>II</i>	SQABS	-:Q:-:-:-:-:-:-:	0x0E207800
855	<i>II</i>	CMGT	-:Q:-:-:-:-:-:	0x0E208800

1	in_use	Opcode	31:30:29:28	Binary
856	<i>II</i>	CMEQ	-:Q:-:-:-:-:-:	0x0E209800
857	<i>II</i>	CMLT	-:Q:-:-:-:-:-:	0x0E20A800
858	<i>II</i>	ABS	-:Q:-:-:-:-:-:	0x0E20B800
859	<i>II</i>	XTN	-:Q:-:-:-:-:	0x0E212800
860	<i>II</i>	XTN2	-:Q:-:-:-:-:-:	0x0E212800
861	<i>II</i>	SQXTN	-:Q:-:-:-:-:-:	0x0E214800
862	<i>II</i>	SQXTN2	-:Q:-:-:-:-:-:	0x0E214800
863	<i>II</i>	FCVTN	-:Q:-:-:-:-:-:	0x0E216800
864	<i>II</i>	FCVTN2	-:Q:-:-:-:-:-:	0x0E216800
865	<i>II</i>	FCVTL	-:Q:-:-:-:-:-:	0x0E217800
866	<i>II</i>	FCVTL2	-:Q:-:-:-:-:-:	0x0E217800
867	<i>II</i>	FRINTN	-:Q:-:-:-:-:-:	0x0E218800
868	<i>II</i>	FRINTM	-:Q:-:-:-:-:-:	0x0E219800
869	//	FCVTNS	-:Q:-:-:-:-:	0x0E21A800
870	<i>II</i>	FCVTMS	-:Q:-:-:-:-:	0x0E21B800
871	<i>II</i>	FCVTAS	-:Q:-:-:-:-:-:	0x0E21C800
872	<i>II</i>	SCVTF	-:Q:-:-:-:-:-:	0x0E21D800
873	<i>II</i>	FCMGT	-:Q:-:-:-:-:	0x0EA0C800
874	<i>II</i>	FCMEQ	-:Q:-:-:-:-:	0x0EA0D800
875	<i>II</i>	FCMLT	-:Q:-:-:-:-:-:	0x0EA0E800
876	<i>II</i>	FABS	-:Q:-:-:-:-:-:	0x0EA0F800
877	<i>II</i>	FRINTP	-:Q:-:-:-:-:	0x0EA18800
878	<i>II</i>	FRINTZ	-:Q:-:-:-:-:-:	0x0EA19800
879	<i>II</i>	FCVTPS	-:Q:-:-:-:-:-:	0x0EA1A800
880	<i>II</i>	FCVTZS	-:Q:-:-:-:-:-:	0x0EA1B800
881	<i>II</i>	URECPE	-:Q:-:-:-:-:	0x0EA1C800
882	<i>II</i>	FRECPE	-:Q:-:-:-:-:	0x0EA1D800
883	<i>II</i>	REV32	-:Q:-:-:-:-:-:	0x2E200800
884	//	UADDLP	-:Q:-:-:-:-:	0x2E202800
885	<i>II</i>	USQADD	-:Q:-:-:-:-:	0x2E203800
886	<i>II</i>	CLZ	-:Q:-:-:-:-:-:	0x2E204800
887	<i>II</i>	UADALP	-:Q:-:-:-:-:-:	0x2E206800
888	<i>II</i>	SQNEG	-:Q:-:-:-:-:-:	0x2E207800
889	//	CMGE	-:Q:-:-:-:-:-:-:	0x2E208800

1	in_use	Opcode	31:30:29:28	Binary
890	_	CMLE	-:Q:-:-:-:-:-:	0x2E209800
891		NEG	-:Q:-:-:-:-:-:-:	0x2E20B800
892		SQXTUN	-:Q:-:-:-:-:-:	0x2E212800
893	<i>II</i>	SQXTUN2	-:Q:-:-:-:-:-:	0x2E212800
894	<i>II</i>	SHLL	-:Q:-:-:-:-:-:	0x2E213800
895	<i>II</i>	SHLL2	-:Q:-:-:-:-:-:	0x2E213800
896	<i>II</i>	UQXTN	-:Q:-:-:-:-:-:	0x2E214800
897	<i>II</i>	UQXTN2	-:Q:-:-:-:-:-:	0x2E214800
898	<i>II</i>	FCVTXN	-:Q:-:-:-:-:-:-:	0x2E216800
899	<i>II</i>	FCVTXN2	-:Q:-:-:-:-:-:-:	0x2E216800
900	<i>II</i>	FRINTA	-:Q:-:-:-:-:-:-:	0x2E218800
901	<i>II</i>	FRINTX	-:Q:-:-:-:-:-:-:	0x2E219800
902	<i>II</i>	FCVTNU	-:Q:-:-:-:-:-:-:	0x2E21A800
903	<i>II</i>	FCVTMU	-:Q:-:-:-:-:-:-:	0x2E21B800
904	<i>II</i>	FCVTAU	-:Q:-:-:-:-:-:	0x2E21C800
905	<i>II</i>	UCVTF	-:Q:-:-:-:-:-:	0x2E21D800
906	<i>II</i>	NOT	-:Q:-:-:-:-:-:	0x2E205800
907	<i>II</i>	RBIT	-:Q:-:-:-:-:-:	0x2E605800
908	<i>II</i>	FCMGE	-:Q:-:-:-:-:-:	0x2EA0C800
909	<i>II</i>	FCMLE	-:Q:-:-:-:-:-:	0x2EA0D800
910	<i>II</i>	FNEG	-:Q:-:-:-:-:-:	0x2EA0F800
911	<i>II</i>	FRINTI	-:Q:-:-:-:-:-:	0x2EA19800
912	<i>II</i>	FCVTPU	-:Q:-:-:-:-:-:	0x2EA1A800
913	<i>II</i>	FCVTZU	-:Q:-:-:-:-:-:	0x2EA1B800
914	<i>II</i>	URSQRTE	-:Q:-:-:-:-:-:	0x2EA1C800
915	<i>II</i>	FRSQRTE	-:Q:-:-:-:-:-:	0x2EA1D800
916	II .	FSQRT	-:Q:-:-:-:-:-:	0x2EA1F800
917	// A	AdvSIMD across lanes		
918	II .	SADDLV	-:Q:-:-:-:-:-:	0x0E303800
919		SMAXV	-:Q:-:-:-:-:-:	0x0E30A800
920		SMINV	-:Q:-:-:-:-:-:	0x0E31A800
921		ADDV	-:Q:-:-:-:-:-:	0x0E31B800
922		UADDLV	-:Q:-:-:-:-:-:	0x2E303800
923	<i>II</i>	UMAXV	-:Q:-:-:-:-:-:	0x2E30A800

1	in_use	Opcode	31:30:29:28	Binary
924	<i>II</i>	UMINV	-:Q:-:-:-:-:-:-:	0x2E31A800
925	<i>II</i>	FMAXNMV	-:Q:-:-:-:-:-:-:	0x2E30C800
926	<i>II</i>	FMAXV	-:Q:-:-:-:-:-:-:	0x2E30F800
927	<i>II</i>	FMINNMV	-:Q:-:-:-:-:-:-:	0x2EB0C800
928	<i>II</i>	FMINV	-:Q:-:-:-:-:-:-:	0x2EB0F800
929	// Ad	vSIMD copy		
930	<i>II</i>	DUP	-0-0-0-0-0-0-0-0-0-0-	0x0E000400
931	<i>II</i>	DUP	-0-0-0-0-0-0-0-0-0-0-	0x0E000C00
932	<i>II</i>	SMOV	-0-0-0-0-0-0-0-0-0-0-	0x0E002C00
933	<i>II</i>	UMOV	-0-0-0-0-0-0-0-0-0-0-	0x0E003C00
934	<i>II</i>	INS	-0-0-0-0-0-0-0-0-0-0-	0x4E001C00
935	<i>II</i>	SMOV	-0-0-0-0-0-0-0-0-0-0-	0x4E002C00
936	<i>II</i>	UMOV	-0-0-0-0-0-0-0-0-0-0-	0x4E003C00
937	<i>II</i>	INS	-0-0-0-0-0-0-0-0-0-0-	0x6E000400
938	// Ad	vSIMD vector x indexed ele	:	
939	<i>II</i>	SMLAL	-:Q:-:-:-:-:-:	0x0F002000
940	<i>II</i>	SMLAL2	-:Q:-:-:-:-:-:	0x0F002000
941	<i>II</i>	SQDMLAL	-:Q:-:-:-:-:-:	0x0F003000
942	<i>II</i>	SQDMLAL2	-:Q:-:-:-:-:-:	0x0F003000
943	<i>II</i>	SMLSL	-:Q:-:-:-:-:-:	0x0F006000
944	<i>II</i>	SMLSL2	-:Q:-:-:-:-:-:	0x0F006000
945		SQDMLSL	-:Q:-:-:-:-:-:	0x0F007000
946	<i>II</i>	SQDMLSL2	-:Q:-:-:-:-:-:	0x0F007000
947	<i>II</i>	MUL	-:Q:-:-:-:-:-:	0x0F008000
948	<i>II</i>	SMULL	-:Q:-:-:-:-:-:-:	0x0F00A000
949		SMULL2	-:Q:-:-:-:-:-:-:	0x0F00A000
950	<i>II</i>	SQDMULL	-:Q:-:-:-:-:-:-:	0x0F00B000
951		SQDMULL2	-:Q:-:-:-:-:-:-:	0x0F00B000
952		SQDMULH	-:Q:-:-:-:-:-:-:	0x0F00C000
953		SQRDMULH	-:Q:-:-:-:-:-:-:	0x0F00D000
954		FMLA	-:Q:-:-:-:-:-:	0x0F801000
955		FMLS	-:Q:-:-:-:-:-:	0x0F805000
956		FMUL	-:Q:-:-:-:-:-:	0x0F809000
957		MLA	-:Q:-:-:-:-:-:	0x2F000000
001		,	•	

	!n	Oncode	24.20.20.20	Dinom
1	in_use	Opcode	31:30:29:28	Binary 0x2F002000
958		UMLAL	-:Q:-:-:-:-:-:-:-: -:Q:-:-:-:-:-:-:-:	0x2F002000
959		UMLAL2	-	
960		MLS	-:Q:-:-:-:-:-:	0x2F004000
961		UMLSL	-:Q:-:-:-:-:-:	0x2F006000
962		UMLSL2	-:Q:-:-:-:-:	0x2F006000
963		UMULL	-:Q:-:-:-:-:	0x2F00A000
964		UMULL2	-:Q:-:-:-:-:-:	0x2F00A000
965		FMULX	-:Q:-:-:-:-:-:	0x2F809000
966		dvSIMD modified immediate	9	
967	<i>II</i>	MOVI	-:-:-:-:-:-:-:-:-:-	0x0F000400
968	<i>II</i>	ORR	-:-:-:-:-:-:-:-:-:-:-	0x0F001400
969	<i>II</i>	MOVI	-0-0-0-0-0-0-0-0-0-0-	0x0F008400
970	<i>II</i>	ORR	-:-:-:-:-:-:-:-:-:-:-	0x0F009400
971	<i>II</i>	MOVI	-:-:-:-:-:-:-:-:-:-	0x0F00C400
972	<i>II</i>	MOVI	-:-:-:-:-:-:-:-:-:-	0x0F00E400
973	<i>II</i>	FMOV	-:-:-:-:-:-:-:-:-:-:-	0x0F00F400
974	<i>II</i>	MVNI	-:-:-:-:-:-:-:-:-:-	0x2F000400
975	<i>II</i>	BIC	-:-:-:-:-:-:-:-:-:-	0x2F001400
976	<i>II</i>	MVNI	-0-0-0-0-0-0-0-0-0-0-	0x2F008400
977	<i>II</i>	BIC	-0-0-0-0-0-0-0-0-0-0-	0x2F009400
978	<i>II</i>	MVNI	-0-0-0-0-0-0-0-0-0-0-	0x2F00C400
979	<i>II</i>	MOVI	-:-:-:-:-:-:-:-:-:-	0x2F00E400
980	<i>II</i>	MOVI		0x6F00E400
981	<i>II</i>	FMOV	-0-0-0-0-0-0-0-0-0-0-	0x6F00F400
982	// A	dvSIMD shift by immediate		
983		SSHR	-:Q:-:-:-:-:ir	0x0F000400
984	//	SSRA	-:Q:-:-:-:-:ir	0x0F001400
985	<i>II</i>	SRSHR	-:Q:-:-:-:-:ir	0x0F002400
986		SRSRA	-:Q:-:-:-:-:ir	0x0F003400
987		SHL	-:Q:-:-:-:-:ir	0x0F005400
988		SQSHL	-:Q:-:-:-:-:ir	0x0F007400
989		SHRN	-:Q:-:-:-:-:ir	0x0F008400
990		SHRN2	-:Q:-:-:-:-:ir	0x0F008400
991		RSHRN	-:Q:-:-:-:-:ir	0x0F008C00
001	-			

1 in_use	Opcode	31:30:29:28	Binary
992 //	RSHRN2	-:Q:-:-:-:-::ir	0x0F008C00
993 //	SQSHRN	-:Q:-:-:-:-:ir	0x0F009400
994 //	SQSHRN2	-:Q:-:-:-:-:ir	0x0F009400
995 //	SQRSHRN	-:Q:-:-:-:-:ir	0x0F009C00
996 //	SQRSHRN2	-:Q:-:-:-:-:ir	0x0F009C00
997 //	SSHLL	-:Q:-:-:-:-::ir	0x0F00A400
998 //	SSHLL2	-:Q:-:-:-:-::ir	0x0F00A400
999 //	SCVTF	-:Q:-:-:-:-:-:ir	0x0F00E400
100(//	FCVTZS	-:Q:-:-:-:-:ir	0x0F00FC00
1001//	USHR	-:Q:-:-:-:-:-:ir	0x2F000400
1002 //	USRA	-:Q:-:-:-:-:ir	0x2F001400
1003 //	URSHR	-:Q:-:-:-:-:-:ir	0x2F002400
1004 //	URSRA	-:Q:-:-:-:-:-:ir	0x2F003400
1005 //	SRI	-:Q:-:-:-:-:ir	0x2F004400
1006 //	SLI	-:Q:-:-:-:-:-:ir	0x2F005400
1007 //	SQSHLU	-:Q:-:-:-:-:ir	0x2F006400
1008 //	UQSHL	-:Q:-:-:-:-::ir	0x2F007400
1009 //	SQSHRUN	-:Q:-:-:-:-::ir	0x2F008400
101(//	SQSHRUN2	-:Q:-:-:-:-:ir	0x2F008400
1011 //	SQRSHRUN	-:Q:-:-:-:-:ir	0x2F008C00
1012 //	SQRSHRUN2	-:Q:-:-:-:-:ir	0x2F008C00
1013 //	UQSHRN	-:Q:-:-:-:-:ir	0x2F009400
1014 //	UQRSHRN	-:Q:-:-:-:-:-:ir	0x2F009C00
1015 //	UQRSHRN2	-:Q:-:-:-:-:ir	0x2F009C00
1016 //	USHLL	-:Q:-:-:-:-:ir	0x2F00A400
1017 //	USHLL2	-:Q:-:-:-:-:ir	0x2F00A400
1018 //	UCVTF	-:Q:-:-:-:-:-:ir	0x2F00E400
1019 //	FCVTZU	-:Q:-:-:-:-:ir	0x2F00FC00
102(// A	dvSIMD TBL/TBX		
1021 //	TBL	-:Q:-:-:-:-:-:	0x0E000000
1022 //	TBX	-:Q:-:-:-:-:-:	0x0E001000
1023 //	TBL	-:Q:-:-:-:-:-:	0x0E002000
₁₀₂₄ //	TBX	-:Q:-:-:-:-:-:	0x0E003000
1025 //	TBL	-:Q:-:-:-:-:-:	0x0E004000

1 in_use	Opcode	31:30:29:28	Binary
1026 //	TBX	-:Q:-:-:-:-:-:	0x0E005000
₁₀₂₇ //	TBL	-:Q:-:-:-:-:-:	0x0E006000
1028 //	TBX	-:Q:-:-:-:-:-:	0x0E007000
1029 //	dvSIMD ZIP/UZP/TRN		
103(//	UZP1	-:Q:-:-:-:siz	0x0E001800
1031 //	TRN1	-:Q:-:-:-:siz	0x0E002800
1032 //	ZIP1	-:Q:-:-:-:siz	0x0E003800
1033 //	UZP2	-:Q:-:-:-:siz	0x0E005800
₁₀₃₄ //	TRN2	-:Q:-:-:-:siz	0x0E006800
1035 //	ZIP2	-:Q:-:-:-:siz	0x0E007800
1036 //	dvSIMD EXT		
₁₀₃₇ //	EXT	-:Q:-:-:-:-:-:	0x2E000000
1038 // Loa	ds and stores		
1039 //	dvSIMD load/store multiple	•	
104(//	ST4	-:Q:-:-:-:-:-:	0x0C000000
1041 //	ST1	-:Q:-:-:-:-:-:	0x0C002000
1042 //	ST3	-:Q:-:-:-:-:-:	0x0C004000
1043 //	ST1	-:Q:-:-:-:-:-:	0x0C006000
₁₀₄₄ //	ST1	-:Q:-:-:-:-:-:	0x0C007000
1045 //	ST2	-:Q:-:-:-:-:-:	0x0C008000
1046 //	ST1	-:Q:-:-:-:-:-:	0x0C00A000
1047 //	LD4	-:Q:-:-:-:-:-:	0x0C400000
1048 //	LD1	-:Q:-:-:-:-:-:	0x0C402000
1049 //	LD3	-:Q:-:-:-:-:-:	0x0C404000
105(//	LD1	-:Q:-:-:-:-:-:	0x0C406000
1051 //	LD1	-:Q:-:-:-:-:-:	0x0C407000
₁₀₅₂ //	LD2	-:Q:-:-:-:-:-:	0x0C408000
₁₀₅₃ //	LD1	-:Q:-:-:-:-:-:	0x0C40A000
1054 //	dvSIMD load/store multiple	•	
105ŧ //	ST4	-:Q:-:-:-:-:-:	0x0C800000
1056 //	ST1	-:Q:-:-:-:-:-:	0x0C802000
₁₀₅₇ //	ST3	-:Q:-:-:-:-:-:-:	0x0C804000
1058 //	ST1	-:Q:-:-:-:-:-:-:	0x0C806000
1059 //	ST1	-:Q:-:-:-:-:-:-	0x0C807000

1 in_use	Opcode	31:30:29:28	Binary
106(//	ST2	-:Q:-:-:-:-:-:	0x0C808000
1061 //	ST1	-:Q:-:-:-:-:-:	0x0C80A000
1062 //	ST4	-:Q:-:-:-:-:-:	0x0C9F0000
1063 //	ST1	-:Q:-:-:-:-:-:	0x0C9F2000
1064 //	ST3	-:Q:-:-:-:-:	0x0C9F4000
1065 //	ST1	-:Q:-:-:-:-:-:	0x0C9F6000
1066 //	ST1	-:Q:-:-:-:-:-:	0x0C9F7000
1067 //	ST2	-:Q:-:-:-:-:-:	0x0C9F8000
1068 //	ST1	-:Q:-:-:-:-:	0x0C9FA000
1069 //	LD4	-:Q:-:-:-:-:	0x0CC00000
107(//	LD1	-:Q:-:-:-:-:	0x0CC02000
1071 //	LD3	-:Q:-:-:-:-:	0x0CC04000
₁₀₇₂ //	LD1	-:Q:-:-:-:-:-:	0x0CC06000
1073 //	LD1	-:Q:-:-:-:-:-:	0x0CC07000
1074 //	LD2	-:Q:-:-:-:-:-:	0x0CC08000
1075 //	LD1	-:Q:-:-:-:-:-:	0x0CC0A000
1076 //	LD4	-:Q:-:-:-:-:-:	0x0CDF0000
1077 //	LD1	-:Q:-:-:-:-:-:	0x0CDF2000
1078 //	LD3	-:Q:-:-:-:-:-:	0x0CDF4000
107§ //	LD1	-:Q:-:-:-:-:-:	0x0CDF6000
108(//	LD1	-:Q:-:-:-:-:-:	0x0CDF7000
1081 //	LD2	-:Q:-:-:-:-:-:	0x0CDF8000
1082 //	LD1	-:Q:-:-:-:-:-:	0x0CDFA000
1083 // A	dvSIMD load/store single s	tr	
₁₀₈₄ //	ST1	-:Q:-:-:-:-:	0x0D000000
1085 //	ST3	-:Q:-:-:-:-:-:	0x0D002000
1086 //	ST1	-:Q:-:-:-:-:-:	0x0D004000
1087 //	ST3	-:Q:-:-:-:-:-:	0x0D006000
1088 //	ST1	-:Q:-:-:-:-:-:	0x0D008000
1089 //	ST1	-:Q:-:-:-:-:	0x0D008400
109(//	ST3	-:Q:-:-:-:-:-:	0x0D00A000
1091 //	ST3	-:Q:-:-:-:-:-:	0x0D00A400
1092 //	ST2	-:Q:-:-:-:-:-:	0x0D200000
1093 //	ST4	-:Q:-:-:-:-:-:	0x0D202000
			_

1	in_use	Opcode	31:30:29:28	Binary
1094	<i>II</i>	ST2	-:Q:-:-:-:-:-:	0x0D204000
1095	<i>II</i>	ST4	-:Q:-:-:-:-:-:	0x0D206000
1096	<i>II</i>	ST2	-:Q:-:-:-:-:-:-:	0x0D208000
1097	<i>II</i>	ST2	-:Q:-:-:-:-:-:-:	0x0D208400
1098	<i>II</i>	ST4	-:Q:-:-:-:-:-:	0x0D20A000
1099	<i>II</i>	ST4	-:Q:-:-:-:-:-:	0x0D20A400
1100	<i>II</i>	LD1	-:Q:-:-:-:-:-:	0x0D400000
1101	<i>II</i>	LD3	-:Q:-:-:-:-:-:	0x0D402000
1102	<i>II</i>	LD1	-:Q:-:-:-:-:-:	0x0D404000
1103	<i>II</i>	LD3	-:Q:-:-:-:-:-:	0x0D406000
1104	<i>II</i>	LD1	-:Q:-:-:-:-:-:	0x0D408000
1105	<i>II</i>	LD1	-:Q:-:-:-:-:-:	0x0D408400
1106	<i>II</i>	LD3	-:Q:-:-:-:-:-:	0x0D40A000
1107	<i>II</i>	LD3	-:Q:-:-:-:-:-:	0x0D40A400
1108	<i>II</i>	LD1R	-:Q:-:-:-:-:-:	0x0D40C000
1109	<i>II</i>	LD3R	-:Q:-:-:-:-:-:	0x0D40E000
1110	<i>II</i>	LD2	-:Q:-:-:-:-:-:	0x0D600000
1111	<i>II</i>	LD4	-:Q:-:-:-:-:-:	0x0D602000
1112	<i>II</i>	LD2	-:Q:-:-:-:-:-:	0x0D604000
1113	<i>II</i>	LD4	-:Q:-:-:-:-:-:	0x0D606000
1114	<i>II</i>	LD2	-:Q:-:-:-:-:-:	0x0D608000
1115	<i>II</i>	LD2	-:Q:-:-:-:-:-:	0x0D608400
1116	<i>II</i>	LD4	-:Q:-:-:-:-:-:	0x0D60A000
1117	<i>II</i>	LD4	-:Q:-:-:-:-:-:	0x0D60A400
1118	//	LD2R	-:Q:-:-:-:-:-:	0x0D60C000
1119	<i>II</i>	LD4R	-:Q:-:-:-:-:-:	0x0D60E000
1120	// Ad	vSIMD load/store single st		
1121	<i>II</i>	ST1	-:Q:-:-:-:-:-:	0x0D800000
1122	//	ST3	-:Q:-:-:-:-:-:	0x0D802000
1123	<i>II</i>	ST1	-:Q:-:-:-:-:-:	0x0D804000
1124	<i>II</i>	ST3	-:Q:-:-:-:-:-:	0x0D806000
1125	<i>II</i>	ST1	-:Q:-:-:-:-:-:	0x0D808000
1126	<i>II</i>	ST1	-:Q:-:-:-:-:-:	0x0D808400
1127	<i>II</i>	ST3	-:Q:-:-:-:-:-:	0x0D80A000

1	in_use	Opcode	31:30:29:28	Binary
1128	<i>[</i>	ST3	-:Q:-:-:-:-:-:	0x0D80A400
1129	ξ <i> </i>	ST1	-:Q:-:-:-:-:-:	0x0D9F0000
1130	(<i>II</i>	ST3	-:Q:-:-:-:-:-:	0x0D9F2000
113	1//	ST1	-:Q:-:-:-:-:-:	0x0D9F4000
113	<i>211</i>	ST3	-:Q:-:-:-:-:-:	0x0D9F6000
113	; //	ST1	-:Q:-:-:-:-:-:	0x0D9F8000
1134	<i>4 </i>	ST1	-:Q:-:-:-:-:-:	0x0D9F8400
113	<i>!!</i>	ST3	-:Q:-:-:-:-:-:	0x0D9FA000
113	<i>[</i>	ST3	-:Q:-:-:-:-:-:	0x0D9FA400
113	, 	ST2	-:Q:-:-:-:-:-:	0x0DA00000
1138	<i>[</i>	ST4	-:Q:-:-:-:-:-:	0x0DA02000
1139	ξ <i> </i>	ST2	-:Q:-:-:-:-:-:	0x0DA04000
1140	(<i>II</i>	ST4	-:Q:-:-:-:-:-:	0x0DA06000
114	1//	ST2	-:Q:-:-:-:-:-:	0x0DA08000
114	<i>[] </i>	ST2	-:Q:-:-:-:-:-:	0x0DA08400
114	: //	ST4	-:Q:-:-:-:-:-:	0x0DA0A000
114	<i>4 </i>	ST4	-:Q:-:-:-:-:-:	0x0DA0A400
114	<i>[</i>	ST2	-:Q:-:-:-:-:-:	0x0DBF0000
1140	<i>[</i>	ST4	-:Q:-:-:-:-:-:	0x0DBF2000
114	, 11	ST2	-:Q:-:-:-:-:-:	0x0DBF4000
1148	<i>[]</i>	ST4	-:Q:-:-:-:-:-:	0x0DBF6000
1149	ç //	ST2	-:Q:-:-:-:-:-:	0x0DBF8000
1150	(<i>II</i>	ST2	-:Q:-:-:-:-:-:	0x0DBF8400
115	1//	ST4	-:Q:-:-:-:-:-:	0x0DBFA000
115	<i>[] </i>	ST4	-:Q:-:-:-:-:-:	0x0DBFA400
115	: //	LD1	-:Q:-:-:-:-:-:	0x0DC00000
1154	<u>4 </u>	LD3	-:Q:-:-:-:-:-:	0x0DC02000
115	<i>!!</i>	LD1	-:Q:-:-:-:-:-:	0x0DC04000
1150	<i>[</i>	LD3	-:Q:-:-:-:-:-:	0x0DC06000
115	, <i>II</i>	LD1	-:Q:-:-:-:-:-:	0x0DC08000
1158	£ //	LD1	-:Q:-:-:-:-:-:	0x0DC08400
1159	ç //	LD3	-:Q:-:-:-:-:-:	0x0DC0A000
1160	(<i>II</i>	LD3	-:Q:-:-:-:-:	0x0DC0A400
116		LD1R	-:Q:-:-:-:-:-:	0x0DC0C000
				-

1166	1 in_use	Opcode	31:30:29:28	Binary
1164	1162 //	LD3R	-:Q:-:-:-:-:-:	0x0DC0E000
1166	1163 //	LD1	-:Q:-:-:-:-:-:	0x0DDF0000
1166	1164 //	LD3	-:Q:-:-:-:-:-:	0x0DDF2000
1167	1165 //	LD1	-:Q:-:-:-:-:-:	0x0DDF4000
1168	1166 //	LD3	-:Q:-:-:-:-:-:	0x0DDF6000
1166	1167 //	LD1	-:Q:-:-:-:-:-:	0x0DDF8000
1176	1168 //	LD1	-:Q:-:-:-:-:-:	0x0DDF8400
1171	1169 //	LD3	-:Q:-:-:-:-:-:	0x0DDFA000
1172	117(//	LD3	-:Q:-:-:-:-:-:	0x0DDFA400
1175	1171 <i> </i>	LD1R	-:Q:-:-:-:-:-:	0x0DDFC000
1172	1172 //	LD3R	-:Q:-:-:-:-:-:	0x0DDFE000
1175	1178 //	LD2	-:Q:-:-:-:-:-:	0x0DE00000
1176	1174 //	LD4	-:Q:-:-:-:-:-:	0x0DE02000
1177	1175 //	LD2	-:Q:-:-:-:-:-:	0x0DE04000
1178	1176 //	LD4	-:Q:-:-:-:-:-:	0x0DE06000
1176	1177 //	LD2	-:Q:-:-:-:-:-:	0x0DE08000
118(1178 //	LD2	-:Q:-:-:-:-:-:	0x0DE08400
1181	1179 //	LD4	-:Q:-:-:-:-:-:	0x0DE0A000
1182 // LD4R -:Q:-:-:-:-:-:-: 0x0DE0E000 1182 // LD2 -:Q:-:-:-:-:-:-: 0x0DFF0000 1184 // LD4 -:Q:-:-:-:-:-:-: 0x0DFF2000 1186 // LD2 -:Q:-:-:-:-:-:-:- 0x0DFF4000 1186 // LD4 -:Q:-:-:-:-:-:-:- 0x0DFF6000 1187 // LD2 -:Q:-:-:-:-:-:-: 0x0DFF8000 1188 // LD2 -:Q:-:-:-:-:-:-: 0x0DFF8400 1190 // LD4 -:Q:-:-:-:-:-:-: 0x0DFFA000 1191 // LD2 -:Q:-:-:-:-:-:-:- 0x0DFFC000	118(//	LD4	-:Q:-:-:-:-:-:	0x0DE0A400
1185	1181 //	LD2R	-:Q:-:-:-:-:	0x0DE0C000
1184 // LD4 -:Q:-:-:-:-:-:-: 0x0DFF2000 1186 // LD2 -:Q:-:-:-:-:-:-: 0x0DFF4000 1186 // LD4 -:Q:-:-:-:-:-:-: 0x0DFF6000 1187 // LD2 -:Q:-:-:-:-:-:-: 0x0DFF8000 1186 // LD2 -:Q:-:-:-:-:-:-: 0x0DFF8400 1186 // LD4 -:Q:-:-:-:-:-:-: 0x0DFFA000 1191 // LD4 -:Q:-:-:-:-:-:-: 0x0DFFC000	1182 //	LD4R	-:Q:-:-:-:-:	0x0DE0E000
1188 // LD2 -:Q:-:-:-:-:-: 0x0DFF4000 1186 // LD4 -:Q:-:-:-:-:-: 0x0DFF6000 1187 // LD2 -:Q:-:-:-:-:-:- 0x0DFF8000 1188 // LD2 -:Q:-:-:-:-:-:- 0x0DFF8400 1188 // LD4 -:Q:-:-:-:-:-:- 0x0DFFA000 1191 // LD2 -:Q:-:-:-:-:-:- 0x0DFFA000 1191 // LD2R -:Q:-:-:-:-:-:- 0x0DFFC000	1183 //	LD2	-:Q:-:-:-:-:	0x0DFF0000
1186 I	1184 //	LD4	-:Q:-:-:-:-:	0x0DFF2000
1187 // LD2 -:Q:-:-:-:-:-: 0x0DFF8000 1188 // LD2 -:Q:-:-:-:-:-: 0x0DFF8400 1188 // LD4 -:Q:-:-:-:-:-:- 0x0DFFA000 1190 // LD4 -:Q:-:-:-:-:-:- 0x0DFFA400 1191 // LD2R -:Q:-:-:-:-:-:- 0x0DFFC000	118ŧ //	LD2	-:Q:-:-:-:-:	0x0DFF4000
1188 // LD2 -:Q:-:-:-:-:-: 0x0DFF8400 1188 // LD4 -:Q:-:-:-:-:-: 0x0DFFA000 1190 // LD4 -:Q:-:-:-:-:-:- 0x0DFFA400 1191 // LD2R -:Q:-:-:-:-:-:- 0x0DFFC000	1186 //	LD4	-:Q:-:-:-:-:	0x0DFF6000
1188	1187 //	LD2	-:Q:-:-:-:-:	0x0DFF8000
119(1188 //	LD2	-:Q:-:-:-:-:	0x0DFF8400
1191 // LD2R -:Q:-:-:-:-:-: 0x0DFFC000	1189 //	LD4	-:Q:-:-:-:-:-:	0x0DFFA000
	119(//	LD4	-:Q:-:-:-:-:-:	0x0DFFA400
1192 // LD4R -:Q:-:-:-:-: 0x0DFFE000	1191 //	LD2R	-:Q:-:-:-:-:-:	0x0DFFC000
	1192 <i> </i>	LD4R	-:Q:-:-:-:-:-:-:	0x0DFFE000

1	in_use Opcode	NAME
2	UNALLOCATED	
3	BAD	bad,
4	Branch,exception generate	
5	Compare _ Branch (immedia	
6	CBZ	cbzw,
7	CBNZ	cbnzw,
8	CBZ	cbzx,
9 10	CBNZ Test bit & branch (immediate	cbnzx,
11	TBZ	∌) tbz,
12	TBNZ	tbz, tbnz,
13	Conditional branch (immedia	
14	B cond	b cond,
15	Exception generation	,
16	// SVC	SVC,
17	// HVC	hvc,
18	// SMC	smc,
19	BRK	brkarm64,
20	// HLT	hlt,
21	// DCPS1	dcps1,
22	// DCPS2	dcps2,
23	// DCPS3	dcps3,
24	// System	
25	// MSR	msrimm,
26	// HINT	hint,
27	// CLREX	clrex,
28	// DSB	dsb,
29	// DMB	dmb,
30	// ISB	isb,
31	// sys	sys,
32	// MSR	msr,
33	// SYSL	sysl,
34	// MRS	mrs,
35	Unconditional branch (regist	
36	BR	br,
37	BLR	blr,

1	in_use	Opcode		NAME
38		RET		ret,
39	//	ERET		eret,
40	//	DRPS		drps,
41	// Ur	nconditional	branch (immed	
42		В		b,
43		BL		bl,
44	Load	ds and sto	res	
45	Lo	ad/store ex	clusive	
46		STXRB		stxrb,
47		STLXRB		stlxrb,
48		LDXRB		ldxrb,
49		LDAXRB		ldaxrb,
50		STLRB		stlrb,
51		LDARB		ldarb,
52		STXRH		stxrh,
53		STLXRH		stlxrh,
54		LDXRH		ldxrh,
55		LDAXRH		ldaxrh,
56		STLRH		stlrh,
57		LDARH		ldarh,
58		STXR		stxrw,
59		STLXR		stlxrw,
60		STXP		stxpw,
61		STLXP		stlxpw,
62		LDXR		ldxrw,
63		LDAXR		ldaxrw,
64		LDXP		ldxpw,
65		LDAXP		ldaxpw,
66		STLR		stlrw,
67		LDAR		ldarw,
68		STXR		stxrx,
69		STLXR		stlxrx,
70		STXP		stxpx,
71		STLXP		stlxpx,
72		LDXR		ldxrx,
73		LDAXR		ldaxrx,
74		LDXP		ldxpx,

1	in_use	Opcode	NAME
75		LDAXP	ldaxpx,
76		STLR	stlrx,
77		LDAR	ldarx,
78	Lo	oad register (literal)	
79		LDR	ldrw,
80		LDR	vldrs,
81		LDR	ldrx,
82		LDR	vldrd,
83		LDRSW	ldrsw,
84		LDR	vldrq,
85		PRFM	prfm,
86	Lo	oad/store no-allocate pair ()
87		STNP	stnpw,
88		LDNP	ldnpw,
89		STNP	vstnps,
90		LDNP	vldnps,
91		STNP	vstnpd,
92		LDNP	vldnpd,
93		STNP	stnpx,
94		LDNP	ldnpx,
95		STNP	vstnpq,
96		LDNP	vldnpq,
97	Lo	pad/store register pair (pos	
98		STP	stppostw,
99		LDP	Idppostw,
100		STP	vstpposts,
101		LDP	vldpposts,
102		LDPSW	Idpswpost,
103		STP	vstppostd,
104		LDP	vldppostd,
105		STP	stppostx,
106		LDP STP	Idppostx,
107		LDP	vstppostq,
108		בטף pad/store register pair (offs	vldppostq,
109	L	Jaurstole legister pair (OIIS	C

1	in_use	Opcode	NAME
110		STP	stpoffw,
111		LDP	ldpoffw,
112		STP	vstpoffs,
113		LDP	vldpoffs,
114		LDPSW	ldpswoff,
115		STP	vstpoffd,
116		LDP	vldpoffd,
117		STP	stpoffx,
118		LDP	ldpoffx,
119		STP	vstpoffq,
120		LDP	vldpoffq,
121	Lo	ad/store register pair (pre-i	
122		STP	stpprew,
123		LDP	Idpprew,
124		STP	vstppres,
125		LDP	vldppres,
126		LDPSW	Idpswpre,
127		STP	vstppred,
128		LDP	vldppred,
129		STP	stpprex,
130		LDP	Idpprex,
131		STP	vstppreq,
132		LDP	vldppreq,
133	Lo	ad/store register (unscaled	
134		STURB	sturb,
135		LDURB	ldurb,
136		LDURSB	ldursbx,
137		LDURSB	Idursbw,
138		STUR	vsturb,
139		LDUR	vldurb,
140		STUR	vsturq,
141		LDUR	vldurq,
142		STURH	sturh,
143		LDURH	ldurh,
144		LDURSH	ldurshx,
145		LDURSH	Idurshw,
146		STUR	vsturh,
147		LDUR	vldurh,

1	in_use	Opcode	NAME
148		STUR	sturw,
149		LDUR	ldurw,
150		LDURSW	ldursw,
151		STUR	vsturs,
152		LDUR	vldurs,
153		STUR	sturx,
154		LDUR	ldurx,
155		PRFUM	prfum,
156		STUR	vsturd,
157		LDUR	vldurd,
158	Lo	oad/store register (immedia	
159		STRB	strbpost,
160		LDRB	ldrbpost,
161		LDRSB	Idrsbpostx,
162		LDRSB	Idrsbpostw,
163		STR	vstrpostb,
164		LDR	vldrpostb,
165		STR	vstrpostq,
166		LDR	vldrpostq,
167		STRH	strhpost,
168		LDRH	ldrhpost,
169		LDRSH	ldrshpostx,
170		LDRSH	Idrshpostw,
171		STR	vstrposth,
172		LDR	vldrposth,
173		STR	strpostw,
174		LDR	Idrpostw,
175		LDRSW	Idrswpost,
176		STR	vstrposts,
177		LDR	vldrposts,
178		STR	strpostx,
179		LDR	Idrpostx,
180		STR	vstrpostd,
181	_	LDR	vldrpostd,
182	Lo	pad/store register (unprivile	•
183		STTRB	sttrb,
184		LDTRB	ldtrb,
185		LDTRSB	ldtrsbx,

1	in_use	Opcode	NAME
186	_	LDTRSB	ldtrsbw,
187		STTRH	sttrh,
188		LDTRH	ldtrh,
189		LDTRSH	ldtrshx,
190		LDTRSH	ldtrshw,
191		STTR	sttrw,
192		LDTR	ldtrw,
193		LDTRSW	ldtrsw,
194		STTR	sttrx,
195		LDTR	ldtrx,
196	Lo	oad/store register (immedia	t
197		STRB	strbpre,
198		LDRB	ldrbpre,
199		LDRSB	ldrsbprex,
200		LDRSB	Idrsbprew,
201		STR	vstrpreb,
202		LDR	vldrpreb,
203		STR	vstrpreq,
204		LDR	vldrpreq,
205		STRH	strhpre,
206		LDRH	ldrhpre,
207		LDRSH	ldrshprex,
208		LDRSH	Idrshprew,
209		STR	vstrpreh,
210		LDR	vldrpreh,
211		STR	strprew,
212		LDR	Idrprew,
213		LDRSW	ldrswpre,
214		STR	vstrpres,
215		LDR	vldrpres,
216		STR	strprex,
217		LDR	ldrprex,
218		STR	vstrpred,
219		LDR	vldrpred,
220	Lo	pad/store register (register	
221		STRB	strboff,
222		LDRB	ldrboff,
223		LDRSB	ldrsboffx,

1	in_use	Opcode	NAME
224		LDRSB	Idrsboffw,
225		STR	vstroffb,
226		LDR	vldroffb,
227		STR	vstroffq,
228		LDR	vldroffq,
229		STRH	strhoff,
230		LDRH	ldrhoff,
231		LDRSH	ldrshoffx,
232		LDRSH	ldrshoffw,
233		STR	vstroffh,
234		LDR	vldroffh,
235		STR	stroffw,
236		LDR	Idroffw,
237		LDRSW	ldrswoff,
238		STR	vstroffs,
239		LDR	vldroffs,
240		STR	stroffx,
241		LDR	ldroffx,
243		STR	vstroffd,
244		LDR	vldroffd,
242		PRFM	prfmoff,
245	Lo	ad/store register (unsigned	d
246		STRB	strbimm,
247		LDRB	ldrbimm,
248		LDRSB	ldrsbimmx,
249		LDRSB	Idrsbimmw,
250		STR	vstrimmb,
251		LDR	vldrimmb,
252		STR	vstrimmq,
253		LDR	vldrimmq,
254		STRH	strhimm,
255		LDRH	ldrhimm,
256		LDRSH	ldrshimmx,
257		LDRSH	ldrshimmw,
258		STR	vstrimmh,
259		LDR	vldrimmh,
260		STR	strimmw,
261		LDR	ldrimmw,

1	in_use	Opcode		NAME
262		LDRSW		ldrswimm,
263		STR		vstrimms,
264		LDR		vldrimms,
265		STR		strimmx,
266		LDR		ldrimmx,
268		STR		vstrimmd,
269		LDR		vldrimmd,
267		PRFM		prfmimm,
270		•	ng – Immedia	l
271	PC	C-rel. addres	ssing	
272		ADR		adr,
273		ADRP		adrp,
274	Ad	dd/subtract	(immediate)	
275		ADD		addimmw,
276		ADDS		addsimmw,
277		SUB		subimmw,
278		SUBS		subsimmw,
279		ADD		addimmx,
280		ADDS		addsimmx,
281		SUB		subimmx,
282		SUBS		subsimmx,
283	Lo	gical (imme	ediate)	
284		AND		andimmw,
285		ORR		orrimmw,
286		EOR		eorimmw,
287		ANDS		andsimmw,
288		AND		andimmx,
289		ORR		orrimmx,
290		EOR		eorimmx,
291		ANDS		andsimmx,
292	Me	ove wide (in	nmediate)	
293		MOVN		movnw,
294		MOVZ		movzw,
295		MOVK		movkw,
296		MOVN		movnx,
297		MOVZ		movzx,
298	ъ.	MOVK		movkx,
299	Ві	tfield		

1	in_use	Opcode	NAME
300		SBFM	sbfmw,
301		BFM	bfmw,
302		UBFM	ubfmw,
303		SBFM	sbfmx,
304		BFM	bfmx,
305		UBFM	ubfmx,
306	Ex	tract	
307		EXTR	extrw,
308		EXTR	extrx,
309	Data	Processing - registe	er
310	Lo	gical (shifted register)	
311		AND	andw,
312		BIC	bicw,
313		ORR	orrw,
314		ORN	ornw,
315		EOR	eorw,
316		EON	eonw,
317		ANDS	andsw,
318		BICS	bicsw,
319		AND	andx,
320		BIC	bicx,
321		ORR	orrx,
322		ORN	ornx,
323		EOR	eorx,
324		EON	eonx,
325		ANDS	andsx,
326		BICS	bicsx,
327	Ad	dd/subtract (shifted regist	
328		ADD	addw,
329		ADDS	addsw,
330		SUB	subw,
331		SUBS	subsw,
332		ADD	addx,
333		ADDS	addsx,
334		SUB	subx,
335		SUBS	subsx,
336	Ad	dd/subtract (extended reg	
337		ADD	addextw,

1	in_use	Opcode	NAME
338		ADDS	addsextw,
339		SUB	subextw,
340		SUBS	subsextw,
341		ADD	addextx,
342		ADDS	addsextx,
343		SUB	subextx,
344		SUBS	subsextx,
345	Ad	dd/subtract (with carry)	
346		ADC	adcw,
347		ADCS	adcsw,
348		SBC	sbcw,
349		SBCS	sbcsw,
350		ADC	adcx,
351		ADCS	adcsx,
352		SBC	sbcx,
353		SBCS	sbcsx,
354	Co	onditional compare (regist	eı
355		CCMN	ccmnw,
356		CCMN	ccmnx,
357		CCMP	ccmpw,
358		CCMP	ccmpx,
359	Co	onditional compare (immed	di
360		CCMN	ccmnimmw,
361		CCMN	ccmnimmx,
362		CCMP	ccmpimmw,
363		CCMP	ccmpimmx,
364	Co	onditional select	
365		CSEL	cselw,
366		CSINC	csincw,
367		CSINV	csinvw,
368		CSNEG	csnegw,
369		CSEL	cselx,
370		CSINC	csincx,
371		CSINV	csinvx,
372		CSNEG	csnegx,
373	Da	ata-processing (3 source)	
374		MADD	maddw,
375		MADD	maddx,

1 in u	se Opcode	NAME
376	SMADDL	smaddl,
377	UMADDL	umaddl,
378	MSUB	msubw,
379	MSUB	msubx,
380	SMSUBL	smsubl,
381	UMSUBL	umsubl,
382	SMULH	smulh,
383	UMULH	umulh,
384	Data-processing (2 sour	ce)
385	CRC32X	crc32x,
386	CRC32CX	crc32cx,
387	CRC32B	crc32b,
388	CRC32CB	crc32cb,
389	CRC32H	crc32h,
390	CRC32CH	crc32ch,
391	CRC32W	crc32w,
392	CRC32CW	crc32cw,
393	UDIV	udivw,
394	UDIV	udivx,
395	SDIV	sdivw,
396	SDIV	sdivx,
397	LSLV	Islvw,
398	LSLV	Islvx,
399	LSRV	Isrvw,
400	LSRV	Isrvx,
401	ASRV	asrvw,
402	ASRV	asrvx,
403	RORV	rorvw,
404	RORV	rorvx,
405	Data-processing (1 sour	
406	RBIT	rbitw,
407	RBIT	rbitx,
408	CLZ	clzw,
409	CLZ	clzx,
410	CLS	clsw,
411	CLS	clsx,
412	REV	revw,
413	REV	revx,

```
in use Opcode
                                         NAME
1
414
              REV16
                                         rev16w.
              REV16
                                         rev16x.
415
              REV32
416
                                         rev32,
        Data Processing - SIMD an
417 ||
418 ||
           Floating-point<->fixed-point c
419 ||
              SCVTF
                                         vscvtfscalar_fixed_point_32_bit_to_single_precision,
420 //
              UCVTF
                                         vucvtfscalar_fixed_point_32_bit_to_single_precision,
421 ||
              FCVTZS
                                         vfcvtzsscalar fixed point Single precision to 32 bit,
422 //
              FCVTZU
                                         vfcvtzuscalar_fixed_point_Single_precision_to_32_bit,
423 II
                                         vscvtfscalar fixed point 32 bit to double precision,
              SCVTF
424 //
              UCVTF
                                         vucvtfscalar fixed point 32 bit to double precision,
425 II
              FCVTZS
                                         vfcvtzsscalar fixed point Double precision to 32 bit,
426 II
              FCVTZU
                                         vfcvtzuscalar fixed point Double precision to 32 bit,
427 ]
              SCVTF
                                         vscvtfscalar fixed point 64 bit to single precision,
428 //
              UCVTF
                                         vucvtfscalar fixed point 64 bit to single precision,
429 ||
              FCVTZS
                                         vfcvtzsscalar fixed point Single precision to 64 bit,
430 //
              FCVTZU
                                         vfcvtzuscalar fixed point Single precision to 64 bit,
431 II
              SCVTF
                                         vscvtfscalar_fixed_point_64_bit_to_double_precision,
432 //
                                         vucvtfscalar fixed_point_64_bit_to_double_precision,
              UCVTF
433 //
              FCVTZS
                                         vfcvtzsscalar_fixed_point_Double_precision_to_64_bit,
434 //
              FCVTZU
                                         vfcvtzuscalar fixed point Double precision to 64 bit,
435 //
           Floating-point conditional cor
436 //
              FCCMP
                                         vfccmpSingle precision,
437 //
              FCCMPE
                                         vfccmpeSingle precision,
438 //
              FCCMP
                                         vfccmpDouble precision,
439 //
              FCCMPE
                                         vfccmpeDouble precision,
440 //
           Floating-point data-processin
441 //
              FMUL
                                         vfmulscalar Single precision,
442 11
              FDIV
                                         vfdivscalar Single precision,
443 //
              FADD
                                         vfaddscalar Single precision,
444 ||
              FSUB
                                         vfsubscalar Single precision,
445 //
              FMAX
                                         vfmaxscalar Single precision,
446 //
              FMIN
                                         vfminscalar Single precision,
447 ||
              FMAXNM
                                         vfmaxnmscalar Single precision,
```

1	in_use	Opcode	NAME
448	<i>II</i>	FMINNM	vfminnmscalar_Single_precision,
449	//	FNMUL	vfnmulSingle_precision,
450	//	FMUL	vfmulscalar_Double_precision,
451	//	FDIV	vfdivscalar_Double_precision,
452	//	FADD	vfaddscalar_Double_precision,
453	//	FSUB	vfsubscalar_Double_precision,
454	//	FMAX	vfmaxscalar_Double_precision,
455	//	FMIN	vfminscalar_Double_precision,
456	<i>II</i>	FMAXNM	vfmaxnmscalar_Double_precision,
457	<i>II</i>	FMINNM	vfminnmscalar_Double_precision,
458	<i>II</i>	FNMUL	vfnmulDouble_precision,
459		pating-point conditional sel	l .
460		FCSEL	vfcselSingle_precision,
461		FCSEL	vfcselDouble_precision,
462		pating-point immediate	
463	//	FMOV	vfmovscalar_immediate_Single_precision,
464		FMOV	vfmovscalar_immediate_Double_precision,
465	// Flo	pating-point compare	
466		FCMP	vfcmpSingle_precision,
467		FCMP	vfcmpSingle_precision_zero,
468		FCMPE	vfcmpeSingle_precision,
469		FCMPE	vfcmpeSingle_precision_zero,
470		FCMP	vfcmpDouble_precision,
471		FCMP	vfcmpDouble_precision_zero,
472		FCMPE	vfcmpeDouble_precision,
473		FCMPE	vfcmpeDouble_precision_zero,
474		pating-point data-processin	
475		FMOV	vfmovregister_Single_precision,
476		FABS	vfabsscalar_Single_precision,
477		FNEG	vfnegscalar_Single_precision,
478		FSQRT	vfsqrtscalar_Single_precision,
479		FCVT	vfcvtSingle_precision_to_double_precision,
480		FCVT	vfcvtSingle_precision_to_half_precision,
481	<i>II</i>	FRINTN	vfrintnscalar_Single_precision,

1 in_u	ise Opcode	NAME
482 //	FRINTP	vfrintpscalar_Single_precision,
483 <i> </i>	FRINTM	vfrintmscalar_Single_precision,
484 <i> </i>	FRINTZ	vfrintzscalar_Single_precision,
485 //	FRINTA	vfrintascalar_Single_precision,
486 <i> </i>	FRINTX	vfrintxscalar_Single_precision,
487 //	FRINTI	vfrintiscalar_Single_precision,
488 <i> </i>	FMOV	vfmovregister_Double_precision,
489 <i> </i>	FABS	vfabsscalar_Double_precision,
490 <i> </i>	FNEG	vfnegscalar_Double_precision,
491 //	FSQRT	vfsqrtscalar_Double_precision,
492 //	FCVT	vfcvtDouble_precision_to_single_precision,
493 //	FCVT	vfcvtDouble_precision_to_half_precision,
494 //	FRINTN	vfrintnscalar_Double_precision,
495 //	FRINTP	vfrintpscalar_Double_precision,
496 //	FRINTM	vfrintmscalar_Double_precision,
497 	FRINTZ	vfrintzscalar_Double_precision,
498 <i> </i>	FRINTA	vfrintascalar_Double_precision,
499 <i> </i>	FRINTX	vfrintxscalar_Double_precision,
500 //	FRINTI	vfrintiscalar_Double_precision,
501 //	FCVT	vfcvtHalf_precision_to_single_precision,
502 //	FCVT	vfcvtHalf_precision_to_double_precision,
503 //	Floating-point<->into	eger conv
504 //	FCVTNS	vfcvtnsscalar_Single_precision_to_32_bit,
505 //	FCVTNU	vfcvtnuscalar_Single_precision_to_32_bit,
506 //	SCVTF	vscvtfscalar_integer_32_bit_to_single_precision,
507 //	UCVTF	vucvtfscalar_integer_32_bit_to_single_precision,
508 //	FCVTAS	vfcvtasscalar_Single_precision_to_32_bit,
509 //	FCVTAU	vfcvtauscalar_Single_precision_to_32_bit,
510 //	FMOV	vfmovgeneral_Single_precision_to_32_bit,
511 //	FMOV	vfmovgeneral_32_bit_to_single_precision,
512 //	FCVTPS	vfcvtpsscalar_Single_precision_to_32_bit,
513 //	FCVTPU	vfcvtpuscalar_Single_precision_to_32_bit,
514 //	FCVTMS	vfcvtmsscalar_Single_precision_to_32_bit,
515 //	FCVTMU	vfcvtmuscalar_Single_precision_to_32_bit,

1 in_use	Opcode	NAME
516 //	FCVTZS	vfcvtzsscalar_integer_Single_precision_to_32_bit,
517 //	FCVTZU	vfcvtzuscalar_integer_Single_precision_to_32_bit,
518 //	FCVTNS	vfcvtnsscalar_Double_precision_to_32_bit,
519 //	FCVTNU	vfcvtnuscalar_Double_precision_to_32_bit,
₅₂₀ //	SCVTF	vscvtfscalar_integer_32_bit_to_double_precision,
₅₂₁ //	UCVTF	vucvtfscalar_integer_32_bit_to_double_precision,
₅₂₂ //	FCVTAS	vfcvtasscalar_Double_precision_to_32_bit,
₅₂₃ //	FCVTAU	vfcvtauscalar_Double_precision_to_32_bit,
524 //	FCVTPS	vfcvtpsscalar_Double_precision_to_32_bit,
₅₂₅ //	FCVTPU	vfcvtpuscalar_Double_precision_to_32_bit,
₅₂₆ //	FCVTMS	vfcvtmsscalar_Double_precision_to_32_bit,
₅₂₇ //	FCVTMU	vfcvtmuscalar_Double_precision_to_32_bit,
₅₂₈ //	FCVTZS	vfcvtzsscalar_integer_Double_precision_to_32_bit,
₅₂₉ //	FCVTZU	vfcvtzuscalar_integer_Double_precision_to_32_bit,
₅₃₀ //	FCVTNS	vfcvtnsscalar_Single_precision_to_64_bit,
531 //	FCVTNU	vfcvtnuscalar_Single_precision_to_64_bit,
₅₃₂ //	SCVTF	vscvtfscalar_integer_64_bit_to_single_precision,
533 //	UCVTF	vucvtfscalar_integer_64_bit_to_single_precision,
534 //	FCVTAS	vfcvtasscalar_Single_precision_to_64_bit,
₅₃₅ //	FCVTAU	vfcvtauscalar_Single_precision_to_64_bit,
536 //	FCVTPS	vfcvtpsscalar_Single_precision_to_64_bit,
537 //	FCVTPU	vfcvtpuscalar_Single_precision_to_64_bit,
538 //	FCVTMS	vfcvtmsscalar_Single_precision_to_64_bit,
539 //	FCVTMU	vfcvtmuscalar_Single_precision_to_64_bit,
540 //	FCVTZS	vfcvtzsscalar_integer_Single_precision_to_64_bit,
541 //	FCVTZU	vfcvtzuscalar_integer_Single_precision_to_64_bit,
542 //	FCVTNS	vfcvtnsscalar_Double_precision_to_64_bit,
543 //	FCVTNU	vfcvtnuscalar_Double_precision_to_64_bit,
544 //	SCVTF	vscvtfscalar_integer_64_bit_to_double_precision,
545 //	UCVTF	vucvtfscalar_integer_64_bit_to_double_precision,
₅₄₆ //	FCVTAS	vfcvtasscalar_Double_precision_to_64_bit,
547 //	FCVTAU	vfcvtauscalar_Double_precision_to_64_bit,
₅₄₈ //	FMOV	vfmovgeneral_Double_precision_to_64_bit,
549 //	FMOV	vfmovgeneral_64_bit_to_double_precision,

```
in use
             Opcode
                                       NAME
550 //
              FCVTPS
                                       vfcvtpsscalar_Double_precision_to_64_bit,
551 //
              FCVTPU
                                        vfcvtpuscalar Double precision to 64 bit,
552 //
              FCVTMS
                                        vfcvtmsscalar Double precision to 64 bit,
553 II
              FCVTMU
                                        vfcvtmuscalar Double precision to 64 bit,
554 //
              FCVTZS
                                        vfcvtzsscalar integer Double precision to 64 bit,
555 //
              FCVTZU
                                       vfcvtzuscalar_integer_Double_precision_to_64_bit,
                                       vfmovgeneral_Top_half_of_128_bit_to_64_bit,
556 //
              FMOV
557 //
              FMOV
                                       vfmovgeneral_64_bit_to_top_half_of_128_bit,
558 //
           Floating-point data-processin
559 //
                                       vfmaddSingle precision,
              FMADD
560 //
              FMSUB
                                       vfmsubSingle precision,
561 //
              FNMADD
                                       vfnmaddSingle precision,
562 //
              FNMSUB
                                       vfnmsubSingle precision,
563 //
              FMADD
                                       vfmaddDouble precision,
564 //
              FMSUB
                                       vfmsubDouble_precision,
565 //
              FNMADD
                                        vfnmaddDouble precision,
566 //
              FNMSUB
                                        vfnmsubDouble precision,
567 //
           AdvSIMD scalar three same
568 //
              SQADD
                                        vsqaddScalar,
569 //
              SQSUB
                                        vsqsubScalar,
570 //
              CMGT
                                        vcmgtregister_Scalar,
571 //
              CMGE
                                       vcmgeregister_Scalar,
572 //
              SSHL
                                        vsshlScalar.
573 //
              SQSHL
                                        vsgshlregister Scalar,
574 //
              SRSHL
                                        vsrshlScalar,
575 //
              SQRSHL
                                        vsgrshlScalar,
576 //
              ADD
                                        vaddvector Scalar,
577 //
              CMTST
                                        vcmtstScalar,
578 //
                                       vsqdmulhvector Scalar,
              SQDMULH
579 //
              FMULX
                                        vfmulxScalar,
580 //
              FCMEQ
                                       vfcmegregister Scalar,
581 //
              FRECPS
                                        vfrecpsScalar,
582 II
              FRSQRTS
                                        vfrsqrtsScalar,
583 //
              UQADD
                                        vuqaddScalar,
```

1	in_use	Opcode	NAME
584	II	UQSUB	vuqsubScalar,
585	<i>II</i>	CMHI	vcmhiregister_Scalar,
586	<i>II</i>	CMHS	vcmhsregister_Scalar,
587	<i>II</i>	USHL	vushlScalar,
588	<i>II</i>	UQSHL	vuqshlregister_Scalar,
589	<i>II</i>	URSHL	vurshlScalar,
590	<i>II</i>	UQRSHL	vuqrshlScalar,
591	<i>II</i>	SUB	vsubvector_Scalar,
592	<i>II</i>	CMEQ	vcmeqregister_Scalar,
593	<i>II</i>	SQRDMULH	vsqrdmulhvector_Scalar,
594	<i>II</i>	FCMGE	vfcmgeregister_Scalar,
595	<i>II</i>	FACGE	vfacgeScalar,
596	<i>II</i>	FABD	vfabdScalar,
597	<i>II</i>	FCMGT	vfcmgtregister_Scalar,
598	<i>II</i>	FACGT	vfacgtScalar,
599	// Ac	lvSIMD scalar three differer	1
600	<i>II</i>	SQDMLAL	vsqdmlalvector_Scalar,
601	<i>II</i>	SQDMLAL2	vsqdmlal2vector_Scalar,
602	<i>II</i>	SQDMLSL	vsqdmlslvector_Scalar,
603	<i>II</i>	SQDMLSL2	vsqdmlsl2vector_Scalar,
604	<i>II</i>	SQDMULL	vsqdmullvector_Scalar,
605	<i>II</i>	SQDMULL2	vsqdmull2vector_Scalar,
606	// Ac	lvSIMD scalar two-reg misc	:
607	<i>II</i>	SUQADD	vsuqaddScalar,
608	<i>II</i>	SQABS	vsqabsScalar,
609	<i>II</i>	CMGT	vcmgtzero_Scalar,
610	<i>II</i>	CMEQ	vcmeqzero_Scalar,
611	<i>II</i>	CMLT	vcmltzero_Scalar,
612	<i>II</i>	ABS	vabsScalar,
613	<i>II</i>	SQXTN	vsqxtnScalar,
614	<i>II</i>	SQXTN2	vsqxtn2Scalar,
615	<i>II</i>	FCVTNS	vfcvtnsvector_Scalar,
616	<i>II</i>	FCVTMS	vfcvtmsvector_Scalar,
617	<i>II</i>	FCVTAS	vfcvtasvector_Scalar,

1 in_use	Opcode	NAME
618 //	SCVTF	vscvtfvector_integer_Scalar,
619 //	FCMGT	vfcmgtzero_Scalar,
₆₂₀ //	FCMEQ	vfcmeqzero_Scalar,
621 //	FCMLT	vfcmltzero_Scalar,
622 	FCVTPS	vfcvtpsvector_Scalar,
623 //	FCVTZS	vfcvtzsvector_integer_Scalar,
624 //	FRECPE	vfrecpeScalar,
625 //	FRECPX	frecpx,
626 //	USQADD	vusqaddScalar,
627 //	SQNEG	vsqnegScalar,
628 //	CMGE	vcmgezero_Scalar,
629 //	CMLE	vcmlezero_Scalar,
630 //	NEG	vnegvector_Scalar,
631 //	SQXTUN	vsqxtunScalar,
632 //	SQXTUN2	vsqxtun2Scalar,
633 <i> </i>	UQXTN	vuqxtnScalar,
634 //	UQXTN2	vuqxtn2Scalar,
635 //	FCVTXN	vfcvtxnScalar,
636 <i> </i>	FCVTXN2	vfcvtxn2Scalar,
637 //	FCVTNU	vfcvtnuvector_Scalar,
638 <i> </i>	FCVTMU	vfcvtmuvector_Scalar,
639 //	FCVTAU	vfcvtauvector_Scalar,
640 //	UCVTF	vucvtfvector_integer_Scalar,
641 //	FCMGE	vfcmgezero_Scalar,
642 //	FCMLE	vfcmlezero_Scalar,
643 //	FCVTPU	vfcvtpuvector_Scalar,
644 //	FCVTZU	vfcvtzuvector_integer_Scalar,
645 //	FRSQRTE	vfrsqrteScalar,
	dvSIMD scalar pairwise	
647 //	ADDP	addpscalar,
648 //	FMAXNMP	fmaxnmpscalar,
649 //	FADDP	faddpscalar,
650 //	FMAXP	fmaxpscalar,
651 //	FMINNMP	fminnmpscalar,

```
in use Opcode
                                      NAME
652 II
              FMINP
                                       fminpscalar,
653 //
          AdvSIMD scalar copy
654 //
              DUP
                                       vdupelement Scalar,
655 //
          AdvSIMD scalar x indexed ele
656 //
                                       vsqdmlalby element Scalar,
              SQDMLAL
657 //
                                      vsqdmlal2by_element_Scalar,
              SQDMLAL2
658 //
             SQDMLSL
                                      vsqdmlslby element Scalar,
659 //
                                      vsqdmlsl2by element Scalar,
              SQDMLSL2
660 //
                                       vsqdmullby element Scalar,
              SQDMULL
661 //
                                      vsqdmull2by element Scalar,
              SQDMULL2
662 II
                                      vsqdmulhby element Scalar,
             SQDMULH
663 //
             SQRDMULH
                                      vsgrdmulhby element Scalar,
664 II
              FMLA
                                      vfmlaby element Scalar,
665 //
             FMLS
                                      vfmlsby element Scalar,
666 //
             FMUL
                                      vfmulby_element_Scalar,
667 II
              FMULX
                                      vfmulxby_element_Scalar,
668 //
          AdvSIMD scalar shift by imme
669 //
                                      vsshrScalar,
              SSHR
670 //
              SSRA
                                       vssraScalar,
671 //
              SRSHR
                                       vsrshrScalar,
672 II
              SRSRA
                                       vsrsraScalar,
673 //
              SHL
                                      vshlScalar,
674 //
                                      vsqshlimmediate_Scalar,
              SQSHL
675 //
                                      vsqshrnScalar,
              SQSHRN
676 //
              SQSHRN2
                                       vsqshrn2Scalar,
677 //
                                      vsgrshrnScalar,
             SQRSHRN
678 //
             SQRSHRN2
                                      vsgrshrn2Scalar,
679 //
              SCVTF
                                      vscvtfvector fixed point Scalar,
680 ||
             FCVTZS
                                      vfcvtzsvector fixed point Scalar,
681 //
             USHR
                                       vushrScalar,
682 II
             USRA
                                       vusraScalar,
683 II
             URSHR
                                       vurshrScalar,
684 //
             URSRA
                                       vursraScalar,
685 II
              SRI
                                       vsriScalar,
```

1	in_use	Opcode	NAME
686	<i>II</i>	SLI	vsliScalar,
687	<i>II</i>	SQSHLU	vsqshluScalar,
688	<i>II</i>	UQSHL	vuqshlimmediate_Scalar,
689	<i>II</i>	SQSHRUN	vsqshrunScalar,
690	<i>II</i>	SQSHRUN2	vsqshrun2Scalar,
691	<i>II</i>	SQRSHRUN	vsqrshrunScalar,
692	<i>II</i>	SQRSHRUN2	vsqrshrun2Scalar,
693	<i>II</i>	UQSHRN	vuqshrnScalar,
694	<i>II</i>	UQRSHRN	vuqrshrnScalar,
695	<i>II</i>	UQRSHRN2	vuqrshrn2Scalar,
696	II .	UCVTF	vucvtfvector_fixed_point_Scalar,
697		FCVTZU	vfcvtzuvector_fixed_point_Scalar,
698	// Cr	ypto three-reg SHA	
699		SHA1C	sha1c,
700		SHA1P	sha1p,
701	<i>II</i>	SHA1M	sha1m,
702		SHA1SU0	sha1su0,
703	<i>II</i>	SHA256H	sha256h,
704		SHA256H2	sha256h2,
705		SHA256SU1	sha256su1,
706		ypto two-reg SHA	
707		SHA1H	sha1h,
708		SHA1SU1	sha1su1,
709		SHA256SU0	sha256su0,
710		ypto AES	
711		AESE	aese,
712	<i> </i>	AESD	aesd,
713		AESMC	aesmc,
714		AESIMC	aesimc,
715		dvSIMD three same	
716		SHADD	shadd,
717		SQADD	vsqaddVector,
718		SRHADD	srhadd,
719	<i>II</i>	SHSUB	shsub,

1 in_use	Opcode	NAME
₇₂₀ //	SQSUB	vsqsubVector,
721 //	CMGT	vcmgtregister_Vector,
722 	CMGE	vcmgeregister_Vector,
723 //	SSHL Vector	sshl vector,
724 	SQSHL	vsqshlregister_Vector,
725 //	SRSHL	vsrshlVector,
726 //	SQRSHL	vsqrshlVector,
727 	SMAX	smax,
728 	SMIN	smin,
729 	SABD	sabd,
730 //	SABA	saba,
731 //	ADD	vaddvector_Vector,
732 	CMTST	vcmtstVector,
733 //	MLA	mlavector,
734 //	MUL	mulvector,
735 //	SMAXP	smaxp,
736 //	SMINP	sminp,
737 	SQDMULH	vsqdmulhvector_Vector,
738 //	ADDP	addpvector,
739 //	FMAXNM	fmaxnmvector,
740 //	FMLA	fmlavector,
741 //	FADD	faddvector,
742 	FMULX	vfmulxVector,
743 //	FCMEQ	vfcmeqregister_Vector,
744 	FMAX	fmaxvector,
745 //	FRECPS	vfrecpsVector,
746 //	AND	andvector,
747 	BIC	bicvector_register,
748 //	FMINNM	fminnmvector,
749 //	FMLS	fmlsvector,
750 //	FSUB	fsubvector,
751 //	FMIN	fminvector,
752 	FRSQRTS	vfrsqrtsVector,
753 //	ORR	orrvector_register,

1 in_use	Opcode	NAME
754 	ORN	ornvector,
755 //	UHADD	uhadd,
756 //	UQADD	vuqaddVector,
757 //	URHADD	urhadd,
758 //	UHSUB	uhsub,
759 //	UQSUB	vuqsubVector,
760 //	CMHI	vcmhiregister_Vector,
761 //	CMHS	vcmhsregister_Vector,
762 	USHL	vushIVector,
763 //	UQSHL	vuqshlregister_Vector,
764 //	URSHL	vurshIVector,
765 //	UQRSHL	vuqrshlVector,
766 //	UMAX	umax,
767 //	UMIN	umin,
768 //	UABD	uabd,
769 //	UABA	uaba,
770 //	SUB	vsubvector_Vector,
771 //	CMEQ	vcmeqregister_Vector,
772 	MLS	mlsvector,
773 	PMUL	pmul,
774 	UMAXP	umaxp,
775 	UMINP	uminp,
776 //	SQRDMULH	vsqrdmulhvector_Vector,
777 	FMAXNMP	fmaxnmpvector,
778 //	FADDP	faddpvector,
779 	FMUL	fmulvector,
780 <i> </i>	FCMGE	vfcmgeregister_Vector,
781 //	FACGE	vfacgeVector,
782 	FMAXP	fmaxpvector,
783 //	FDIV	fdivvector,
784 //	EOR	eorvector,
785 //	BSL	bsl,
786 //	FMINNMP	fminnmpvector,
787 	FABD	vfabdVector,

1 in_use	Opcode	NAME
788 //	FCMGT	vfcmgtregister_Vector,
789 //	FACGT	vfacgtVector,
790 //	FMINP	fminpvector,
791 //	BIT	bit,
792 	BIF	bif,
793 // Ac	dvSIMD three different	
794 //	SADDL	saddl,
795 //	SADDL2	saddl2,
796 //	SADDW	saddw,
797 //	SADDW2	saddw2,
798 //	SSUBL	ssubl,
799 //	SSUBL2	ssubl2,
800 //	SSUBW	ssubw,
801 //	SSUBW2	ssubw2,
802 //	ADDHN	addhn,
803 //	ADDHN2	addhn2,
804 //	SABAL	sabal,
805 //	SABAL2	sabal2,
806 //	SUBHN	subhn,
807 //	SUBHN2	subhn2,
808 //	SABDL	sabdl,
809 //	SABDL2	sabdl2,
810 <i> </i>	SMLAL	smlalvector,
811 <i> </i>	SMLAL2	smlal2vector,
812 <i> </i>	SQDMLAL	vsqdmlalvector_Vector,
813 <i> </i>	SQDMLAL2	vsqdmlal2vector_Vector,
814 <i> </i>	SMLSL	smlslvector,
815 <i> </i>	SMLSL2	smlsl2vector,
816 <i> </i>	SQDMLSL	vsqdmlslvector_Vector,
817 <i> </i>	SQDMLSL2	vsqdmlsl2vector_Vector,
818 //	SMULL	smullvector,
819 <i> </i>	SMULL2	smull2vector,
820 //	SQDMULL	vsqdmullvector_Vector,
821 <i> </i>	SQDMULL2	vsqdmull2vector_Vector,

1	in_use	Opcode	NAME
822	<i>II</i>	PMULL	pmull,
823	<i>II</i>	PMULL2	pmull2,
824	<i>II</i>	UADDL	uaddl,
825	<i>II</i>	UADDL2	uaddl2,
826	<i>II</i>	UADDW	uaddw,
827	<i>II</i>	UADDW2	uaddw2,
828	<i>II</i>	USUBL	usubl,
829	<i>II</i>	USUBL2	usubl2,
830	<i>II</i>	USUBW	usubw,
831	<i>II</i>	USUBW2	usubw2,
832	<i>II</i>	RADDHN	raddhn,
833	<i>II</i>	RADDHN2	raddhn2,
834	<i>II</i>	UABAL	uabal,
835	<i>II</i>	UABAL2	uabal2,
836	<i>II</i>	RSUBHN	rsubhn,
837	<i>II</i>	RSUBHN2	rsubhn2,
838	<i>II</i>	UABDL	uabdl,
839	<i>II</i>	UABDL2	uabdl2,
840	<i>II</i>	UMLAL	umlalvector,
841		UMLAL2	umlal2vector,
842		UMLSL	umlslvector,
843	<i>II</i>	UMLSL2	umlsl2vector,
844	<i>II</i>	UMULL	umullvector,
845		UMULL2	umull2vector,
846		vSIMD two-reg misc	
847		REV64	rev64,
848		REV16	rev16vector,
849		SADDLP	saddlp,
850		SUQADD	vsuqaddVector,
851		CLS	clsvector,
852		CNT	cnt,
853		SADALP	sadalp,
854		SQABS	vsqabsVector,
855	<i>II</i>	CMGT	vcmgtzero_Vector,

856 // CMEQ vcmeqzero_Vector, 857 // CMLT vcmltzero_Vector, 858 // ABS vabsVector, 859 // XTN xtn, 860 // XTN2 xtn2, 861 // SQXTN vsqxtnVector, 862 // SQXTN2 vsqxtn2Vector, 863 // FCVTN fcvtn, 864 // FCVTN2 fcvtn2, 865 // FCVTL fcvtl2, 866 // FCVTL2 fcvtl2, 866 // FCVTL2 fcvtl2, 867 // FRINTM frintnvector, 868 // FRINTM frintnvector, 869 // FCVTNS vfcvtnsvector_Vector, 870 // FCVTMS vfcvtnsvector_Vector, 871 // FCVTAS vfcvtasvector_Vector, 872 // SCVTF vscvtfvector_integer_Vector, 873 // FCMEQ vfcmgtzero_Vector, 875 // FCMLT vfcmgtzero_Vector, 876 // FRINTP frintpvector, </th <th>1 in_use</th> <th>Opcode</th> <th>NAME</th>	1 in_use	Opcode	NAME
858	856 //	CMEQ	vcmeqzero_Vector,
859	857 //	CMLT	vcmltzero_Vector,
860	858 //	ABS	vabsVector,
861 // SQXTN vsqxtnVector, 862 // SQXTN2 vsqxtn2Vector, 863 // FCVTN fcvtn, 864 // FCVTL2 fcvtl2, 865 // FCVTL2 fcvtl2, 866 // FCVTL2 frintnvector, 866 // FRINTN frintnvector, 866 // FRINTN frintnvector, 867 // FRINTN frintnvector, 868 // FRINTM frintnvector, 868 // FRINTM frintnvector, 869 // FCVTNS vfcvtnsvector_Vector, 870 // FCVTNS vfcvtnsvector_Vector, 871 // FCVTAS vfcvtdsvector_Vector, 872 // SCVTF vscvtfvector_integer_Vector, 873 // FCMEQ vfcmgtzero_Vector, 875 // FCMEQ vfcmltzero_Vector, 876 // FRINTP frintzvector, 877 // FRINTP frintzvector, 878 // FCVTSS vfcvtzsvector_integer_Vector, 881 // <	859 //	XTN	xtn,
862 // SQXTN2 vsqxtn2Vector, 863 // FCVTN fcvtn, 864 // FCVTL2 fcvtl2, 865 // FCVTL2 fcvtl2, 866 // FCVTL2 fcvtl2, 867 // FRINTN frintnvector, 868 // FRINTM frintnvector, 869 // FCVTNS vfcvtnsvector_Vector, 870 // FCVTNS vfcvtnsvector_Vector, 870 // FCVTNS vfcvtnsvector_Vector, 871 // FCVTMS vfcvtnsvector_Vector, 871 // FCVTAS vfcvtasvector_Vector, 872 // SCVTF vscvtfvector_integer_Vector, 873 // FCMGT vfcmgtzero_Vector, 874 // FCMEQ vfcmttzero_Vector, 875 // FCMLT vfcmttzero_Vector, 876 // FRINTP frintzvector, 877 // FRINTP frintzvector, 878 // FCVTPS vfcvtzsvector_Vector, 880 // FCVTZS vfcvtzsvector_integer_Vector, <t< td=""><td>860 //</td><td>XTN2</td><td>xtn2,</td></t<>	860 //	XTN2	xtn2,
863 // FCVTN fcvtn, 864 // FCVTN2 fcvtn2, 865 // FCVTL fcvtl, 866 // FCVTL2 fcvtl2, 867 // FRINTN frintnvector, 868 // FRINTM frintnvector, 868 // FRINTM frintnvector, 869 // FRINTM frintnvector, 869 // FRINTM frintnvector, 870 // FRINTM frintnvector, 870 // FCVTNS vfcvtnsvector_Vector, 871 // FCVTAS vfcvtasvector_Vector, 872 // FCMGT vfcmgtzero_Vector, 873 // FCMEQ vfcmgtzero_Vector, 875 // FCMLT vfcmltzero_Vector, 876 // FRINTP frintzvector, 877 // FRINTZ frintzvector, 880 // FCVTZS vfcvtpsvector_Vector, 881 // FRECPE vfrecpeVector, 882 // FRECPE vfrecpeVector, 883 // REV32 rev32v	861 //	SQXTN	vsqxtnVector,
864 // FCVTN2 fcvtn2, 865 // FCVTL fcvtl, 866 // FCVTL2 fcvtl2, 867 // FRINTN frintnvector, 868 // FRINTM frintmvector, 868 // FRINTM frintmvector, 869 // FRINTM frintmvector, 869 // FCVTNS vfcvtnsvector_Vector, 870 // FCVTNS vfcvtnsvector_Vector, 871 // FCVTAS vfcvtasvector_Vector, 872 // SCVTF vscvtfvector_integer_Vector, 873 // FCMGT vfcmgtzero_Vector, 874 // FCMEQ vfcmgtzero_Vector, 875 // FCMLT vfcmltzero_Vector, 876 // FRINTP frintzvector, 877 // FRINTZ frintzvector, 880 // FCVTZS vfcvtzsvector_Integer_Vector, 881 // FRECPE vfrecpeVector, 882 // FRECPE vfrecpeVector, 883 // H CLZ clzvector, 88	862 //	SQXTN2	vsqxtn2Vector,
865 // FCVTL fcvtl, 866 // FCVTL2 fcvtl2, 867 // FRINTN frintnvector, 868 // FRINTM frintnvector, 869 // FCVTNS vfcvtnsvector_Vector, 870 // FCVTMS vfcvtnsvector_Vector, 870 // FCVTMS vfcvtnsvector_Vector, 870 // FCVTMS vfcvtnsvector_Vector, 871 // FCVTAS vfcvtasvector_Vector, 872 // SCVTF vscvtfvector_integer_Vector, 873 // FCMGT vfcmgtzero_Vector, 874 // FCMEQ vfcmltzero_Vector, 875 // FCMLT vfcmltzero_Vector, 876 // FRINTP frintpvector, 877 // FRINTP frintpvector, 878 // FCVTPS vfcvtpsvector_Vector, 880 // FCVTZS vfcvtzsvector_integer_Vector, 881 // FRECPE vfrecpeVector, 883 // FRECPE vfrecpeVector, 884 // UADDLP uaddlp,	863 <i> </i>	FCVTN	fcvtn,
866 // FCVTL2 fcvtl2, 867 // FRINTN frintnvector, 868 // FRINTM frintmvector, 869 // FCVTNS vfcvtnsvector_Vector, 870 // FCVTMS vfcvtmsvector_Vector, 870 // FCVTMS vfcvtmsvector_Vector, 871 // FCVTAS vfcvtasvector_Vector, 871 // FCVTAS vfcvtasvector_Vector, 872 // FCMGT vfcmgtzero_Vector, 873 // FCMGT vfcmgtzero_Vector, 874 // FCMEQ vfcmgtzero_Vector, 875 // FCMLT vfcmltzero_Vector, 876 // FCMLT vfcmltzero_Vector, 877 // FRINTP frintzvector, 878 // FRINTZ frintzvector, 880 // FCVTPS vfcvtzsvector_Vector, 881 // FRECPE vfrecpeVector, 882 // FRECPE vfrecpeVector, 883 // REV32 rev32vector, 884 // UADDLP uaddlp, 885 //<	864 //	FCVTN2	fcvtn2,
867 // FRINTN frintnvector, 868 // FRINTM frintmvector, 869 // FCVTNS vfcvtnsvector_Vector, 870 // FCVTMS vfcvtmsvector_Vector, 870 // FCVTMS vfcvtmsvector_Vector, 871 // FCVTAS vfcvtasvector_Vector, 871 // FCVTAS vfcvtgszero_Vector, 872 // FCMGT vfcmgtzero_Vector, 873 // FCMGT vfcmgtzero_Vector, 874 // FCMEQ vfcmgtzero_Vector, 875 // FCMLT vfcmltzero_Vector, 876 // FRINTP frintpvector, 877 // FRINTZ frintpvector, 878 // FRINTZ frintzvector, 880 // FCVTZS vfcvtpsvector_Vector, 881 // URECPE urecpe, 882 // FRECPE vfrecpeVector, 883 // REV32 rev32vector, 884 // UADDLP uaddlp, 885 // UADALP uadalp, 888 //	865 //	FCVTL	fcvtl,
868 // FRINTM frintmvector, 869 // FCVTNS vfcvtnsvector_Vector, 870 // FCVTMS vfcvtmsvector_Vector, 871 // FCVTAS vfcvtasvector_Vector, 871 // FCVTAS vfcvtasvector_Vector, 872 // SCVTF vscvtfvector_integer_Vector, 873 // FCMGT vfcmgtzero_Vector, 874 // FCMEQ vfcmeqzero_Vector, 875 // FCMEQ vfcmeqzero_Vector, 876 // FCMLT vfcmltzero_Vector, 877 // FRINTP frintzvector, 878 // FRINTZ frintzvector, 880 // FCVTZS vfcvtpsvector_Vector, 881 // FCVTZS vfcvtzsvector_integer_Vector, 882 // FRECPE vfrecpeVector, 883 // REV32 rev32vector, 884 // UADDLP uaddlp, 885 // UADALP uadalp, 886 // SQNEG vsqnegVector,	866 <i>II</i>	FCVTL2	fcvtl2,
869 //FCVTNSvfcvtnsvector_Vector,870 //FCVTMSvfcvtmsvector_Vector,871 //FCVTASvfcvtasvector_Vector,872 //SCVTFvscvtfvector_integer_Vector,873 //FCMGTvfcmgtzero_Vector,874 //FCMEQvfcmeqzero_Vector,875 //FCMLTvfcmltzero_Vector,876 //FABSfabsvector,877 //FRINTPfrintpvector,878 //FRINTZfrintzvector,879 //FCVTPSvfcvtpsvector_Vector,880 //FCVTZSvfcvtzsvector_integer_Vector,881 //URECPEurecpe,882 //FRECPEvfrecpeVector,883 //REV32rev32vector,884 //UADDLPuaddlp,885 //USQADDvusqaddVector,886 //CLZclzvector,887 //UADALPuadalp,888 //SQNEGvsqnegVector,	867 //	FRINTN	frintnvector,
870	868 <i>II</i>	FRINTM	frintmvector,
871 // FCVTAS vfcvtasvector_Vector, 872 // SCVTF vscvtfvector_integer_Vector, 873 // FCMGT vfcmgtzero_Vector, 874 // FCMEQ vfcmeqzero_Vector, 875 // FCMLT vfcmltzero_Vector, 876 // FABS fabsvector, 877 // FRINTP frintpvector, 878 // FRINTZ frintzvector, 879 // FCVTPS vfcvtpsvector_Vector, 880 // FCVTZS vfcvtzsvector_integer_Vector, 881 // URECPE urecpe, 882 // FRECPE vfrecpeVector, 883 // REV32 rev32vector, 884 // UADDLP uaddlp, 885 // USQADD vusqaddVector, 886 // CLZ clzvector, 887 // UADALP uadalp, 888 // SQNEG vsqnegVector,	869 <i> </i>	FCVTNS	vfcvtnsvector_Vector,
872 // SCVTF vscvtfvector_integer_Vector, 873 // FCMGT vfcmgtzero_Vector, 874 // FCMEQ vfcmeqzero_Vector, 875 // FCMLT vfcmltzero_Vector, 876 // FABS fabsvector, 877 // FRINTP frintpvector, 878 // FRINTZ frintzvector, 879 // FCVTPS vfcvtpsvector_Vector, 880 // FCVTZS vfcvtzsvector_integer_Vector, 881 // URECPE urecpe, 882 // FRECPE vfrecpeVector, 883 // REV32 rev32vector, 884 // UADDLP uaddlp, 885 // USQADD vusqaddVector, 886 // CLZ clzvector, 887 // UADALP uadalp, 888 // SQNEG vsqnegVector,	870 //	FCVTMS	vfcvtmsvector_Vector,
873 // FCMGT vfcmgtzero_Vector, 874 // FCMEQ vfcmeqzero_Vector, 875 // FCMLT vfcmltzero_Vector, 876 // FABS fabsvector, 877 // FRINTP frintpvector, 878 // FRINTZ frintzvector, 879 // FCVTPS vfcvtpsvector_Vector, 880 // FCVTZS vfcvtzsvector_integer_Vector, 881 // URECPE urecpe, 882 // FRECPE vfrecpeVector, 883 // REV32 rev32vector, 884 // UADDLP uaddlp, 885 // USQADD vusqaddVector, 886 // CLZ clzvector, 887 // UADALP uadalp, 888 // SQNEG vsqnegVector,	871 //	FCVTAS	vfcvtasvector_Vector,
874 // FCMEQ vfcmeqzero_Vector, 875 // FCMLT vfcmltzero_Vector, 876 // FABS fabsvector, 877 // FRINTP frintpvector, 878 // FRINTZ frintzvector, 879 // FCVTPS vfcvtpsvector_Vector, 880 // FCVTZS vfcvtzsvector_integer_Vector, 881 // URECPE urecpe, 882 // FRECPE vfrecpeVector, 883 // REV32 rev32vector, 884 // UADDLP uaddlp, 885 // USQADD vusqaddVector, 886 // CLZ clzvector, 887 // UADALP uadalp, 888 // SQNEG vsqnegVector,	872 	SCVTF	vscvtfvector_integer_Vector,
875	873 //	FCMGT	vfcmgtzero_Vector,
## FABS ## FABS ## FABS ## FABS ## FABS ## FRINTP ## FRINTZ ## FRINTZ ## FRINTZ ## FRINTZ ## FRINTZ ## FRINTZ ## FRINTZ ## FRINTZ ## FRINTZ ## FRINTZ ## FRECPE ## Vfcvtpsvector_Vector, ## ## Vfcvtpsvector_Vector, ## ## Vfcvtpsvector_Vector, ## ## Vfcvtpsvector_Vector, ## Vfcvtpsvector_Vector, ## Vfcvtpsvector_Vector, ## URECPE ## Urecpe, ## Vfcvtpsvector_integer_Vector, ## ## Vfcvtpsvector_integer_Vector, ## ## Vfcvtpsvector_integer_Vector, ## ## Vfcvtpsvector_integer_Vector, ## ## Vfcvtpsvector_integer_Vector, ## ## Vfcvtpsvector_integer_Vector, ## ## Vfcvtpsvector_integer_Vector, ## ## Vfcvtpsvector_integer_Vector, ## ## Vfcvtpsvector_integer_Vector, ## ## Vfcvtpsvector_integer_Vector, ## ## Vfcvtpsvector_integer_Vector, ## ## Vfcvtpsvector_integer_Vector, ## ## Vfcvtpsvector_integer_Vector, ## ## Vfcvtpsvector_integer_Vector, ## ## Vfcvtpsvector_integer_Vector, ## ## Vfcvtpsvector_integer_Vector, ## ## ## ## Vfcvtpsvector_integer_Vector, ## ## ## Vfcvtpsvector_integer_Vector, ## ## Vfcvtpsvector_integer_Vector, ## ## Vfcvtpsvector_integer_Vector, ## ## Vfcvtpsvector_integer_Vector, ## ## Vfcvtpsvector_integer_Vector, ## ## Vfcvtpsvector_integer_Vect	874 //	FCMEQ	vfcmeqzero_Vector,
877 // FRINTP frintpvector, 878 // FRINTZ frintzvector, 879 // FCVTPS vfcvtpsvector_Vector, 880 // FCVTZS vfcvtzsvector_integer_Vector, 881 // URECPE urecpe, 882 // FRECPE vfrecpeVector, 883 // REV32 rev32vector, 884 // UADDLP uaddlp, 885 // USQADD vusqaddVector, 886 // CLZ clzvector, 887 // UADALP uadalp, 888 // SQNEG vsqnegVector,	875 //	FCMLT	vfcmltzero_Vector,
878	876 //	FABS	fabsvector,
879 // FCVTPS vfcvtpsvector_Vector, 880 // FCVTZS vfcvtzsvector_integer_Vector, 881 // URECPE urecpe, 882 // FRECPE vfrecpeVector, 883 // REV32 rev32vector, 884 // UADDLP uaddlp, 885 // USQADD vusqaddVector, 886 // CLZ clzvector, 887 // UADALP uadalp, 888 // SQNEG vsqnegVector,	877 //	FRINTP	frintpvector,
880		FRINTZ	frintzvector,
881 // URECPE urecpe, 882 // FRECPE vfrecpeVector, 883 // REV32 rev32vector, 884 // UADDLP uaddlp, 885 // USQADD vusqaddVector, 886 // CLZ clzvector, 887 // UADALP uadalp, 888 // SQNEG vsqnegVector,		FCVTPS	vfcvtpsvector_Vector,
882 // FRECPE vfrecpeVector, 883 // REV32 rev32vector, 884 // UADDLP uaddlp, 885 // USQADD vusqaddVector, 886 // CLZ clzvector, 887 // UADALP uadalp, 888 // SQNEG vsqnegVector,		FCVTZS	vfcvtzsvector_integer_Vector,
883	881 //	URECPE	urecpe,
884 // UADDLP uaddlp, 885 // USQADD vusqaddVector, 886 // CLZ clzvector, 887 // UADALP uadalp, 888 // SQNEG vsqnegVector,		FRECPE	vfrecpeVector,
885 // USQADD vusqaddVector, 886 // CLZ clzvector, 887 // UADALP uadalp, 888 // SQNEG vsqnegVector,	883 <i> </i>	REV32	rev32vector,
886 // CLZ clzvector, 887 // UADALP uadalp, 888 // SQNEG vsqnegVector,		UADDLP	uaddlp,
887 // UADALP uadalp, 888 // SQNEG vsqnegVector,		USQADD	vusqaddVector,
888 // SQNEG vsqnegVector,		CLZ	clzvector,
		UADALP	uadalp,
889 // CMGE vcmgezero_Vector,			vsqnegVector,
	889 <i>II</i>	CMGE	vcmgezero_Vector,

1 in_us	se Opcode	NAME
890 //	CMLE	vcmlezero_Vector,
891 //	NEG	vnegvector_Vector,
892 <i> </i>	SQXTUN	vsqxtunVector,
893 <i> </i>	SQXTUN2	vsqxtun2Vector,
894 <i> </i>	SHLL	shll,
895 <i> </i>	SHLL2	shll2,
896 <i>II</i>	UQXTN	vuqxtnVector,
897 <i> </i>	UQXTN2	vuqxtn2Vector,
898 <i>II</i>	FCVTXN	vfcvtxnVector,
899 <i> </i>	FCVTXN2	vfcvtxn2Vector,
900 //	FRINTA	frintavector,
901 //	FRINTX	frintxvector,
902 //	FCVTNU	vfcvtnuvector_Vector,
903 //	FCVTMU	vfcvtmuvector_Vector,
904 //	FCVTAU	vfcvtauvector_Vector,
905 //	UCVTF	vucvtfvector_integer_Vector,
906 //	NOT	not,
907 //	RBIT	rbitvector,
908 //	FCMGE	vfcmgezero_Vector,
909 //	FCMLE	vfcmlezero_Vector,
910 <i> </i>	FNEG	fnegvector,
911 <i> </i>	FRINTI	frintivector,
912 <i> </i>	FCVTPU	vfcvtpuvector_Vector,
913 //	FCVTZU	vfcvtzuvector_integer_Vector,
914 //	URSQRTE	ursqrte,
915 <i> </i>	FRSQRTE	vfrsqrteVector,
916 <i> </i>	FSQRT	fsqrtvector,
917 //	AdvSIMD across la	nes
918 <i> </i>	SADDLV	saddlv,
919 <i> </i>	SMAXV	smaxv,
920 //	SMINV	sminv,
921 <i> </i>	ADDV	addv,
922 <i> </i>	UADDLV	uaddlv,
923 <i>II</i>	UMAXV	umaxv,

```
in use
             Opcode
                                     NAME
1
924 //
             UMINV
                                      uminv,
925 //
             FMAXNMV
                                      fmaxnmv,
926 //
             FMAXV
                                      fmaxv,
927 II
             FMINNMV
                                      fminnmv,
928 11
             FMINV
                                      fminv,
929 //
          AdvSIMD copy
930 //
             DUP
                                     vdupelement_Vector,
931 //
             DUP
                                      dupgeneral,
932 //
             SMOV
                                      vsmov32 bit,
933 //
             UMOV
                                     vumov32 bit,
934 //
             INS
                                     insgeneral,
935 //
             SMOV
                                     vsmov64 bit,
936 //
             UMOV
                                     vumov64 bit,
937 //
             INS
                                      inselement,
938 //
          AdvSIMD vector x indexed ele
939 //
                                     smlalby_element,
             SMLAL
940 //
             SMLAL2
                                     smlal2by_element,
941 //
             SQDMLAL
                                     vsqdmlalby_element_Vector,
942 //
                                     vsqdmlal2by_element_Vector,
             SQDMLAL2
943 //
             SMLSL
                                     smlslby_element,
944 //
             SMLSL2
                                     smlsl2by_element,
945 //
             SQDMLSL
                                     vsqdmlslby_element_Vector,
946 //
                                     vsqdmlsl2by_element_Vector,
             SQDMLSL2
947 //
                                     mulby element,
             MUL
948 //
             SMULL
                                     smullby element,
949 //
             SMULL2
                                     smull2by element,
950 //
             SQDMULL
                                     vsqdmullby element Vector,
951 //
                                     vsqdmull2by element Vector,
             SQDMULL2
952 //
                                     vsqdmulhby element Vector,
             SQDMULH
953 //
             SQRDMULH
                                     vsgrdmulhby element Vector,
954 //
             FMLA
                                     vfmlaby element Vector,
955 //
             FMLS
                                     vfmlsby_element_Vector,
956 //
                                     vfmulby_element_Vector,
             FMUL
957 //
             MLA
                                     mlaby_element,
```

```
in use Opcode
                                       NAME
958 II
              UMLAL
                                       umlalby_element,
959 //
              UMLAL2
                                       umlal2by_element,
960 //
             MLS
                                       mlsby_element,
961 //
              UMLSL
                                       umlslby element,
962 //
             UMLSL2
                                       umlsl2by element,
963 //
             UMULL
                                       umullby_element,
964 //
              UMULL2
                                       umull2by element,
965 //
             FMULX
                                       vfmulxby_element_Vector,
966 //
          AdvSIMD modified immediate
967 //
              MOVI
                                       vmovi32 bit shifted immediate,
968 //
             ORR
                                       vorrvector immediate 32 bit,
969 //
             MOVI
                                       vmovi16 bit shifted immediate,
970 //
             ORR
                                       vorrvector_immediate_16_bit,
971 //
             MOVI
                                       vmovi32 bit shifting ones,
972 //
             MOVI
                                       vmovi8_bit,
973 //
              FMOV
                                       vfmovvector_immediate_Single_precision,
974 11
             MVNI
                                       vmvni32_bit_shifted_immediate,
975 II
              BIC
                                       vbicvector_immediate_32_bit,
976 //
              MVNI
                                       vmvni16_bit_shifted_immediate,
977 //
              BIC
                                       vbicvector_immediate_16_bit,
978 //
             MVNI
                                       vmvni32_bit_shifting_ones,
979 //
              MOVI
                                       vmovi64_bit_scalar,
980 //
             MOVI
                                       vmovi64_bit_vector,
981 //
                                       vfmovvector_immediate_Double_precision,
              FMOV
982 //
          AdvSIMD shift by immediate
983 //
              SSHR
                                       vsshrVector,
984 //
              SSRA
                                       vssraVector,
985 //
              SRSHR
                                       vsrshrVector,
986 //
              SRSRA
                                       vsrsraVector,
987 //
             SHL
                                       vshIVector,
988 //
              SQSHL
                                       vsgshlimmediate Vector,
989 //
              SHRN
                                       shrn,
990 //
              SHRN2
                                       shrn2,
991 //
              RSHRN
                                       rshrn,
```

1 in_use	Opcode	NAME
992 <i> </i>	RSHRN2	rshrn2,
993 //	SQSHRN	vsqshrnVector,
994 <i> </i>	SQSHRN2	vsqshrn2Vector,
995 //	SQRSHRN	vsqrshrnVector,
996 //	SQRSHRN2	vsqrshrn2Vector,
997 //	SSHLL	sshll,
998 <i>II</i>	SSHLL2	sshll2,
999 //	SCVTF	vscvtfvector_fixed_point_Vector,
100(//	FCVTZS	vfcvtzsvector_fixed_point_Vector,
1001 //	USHR	vushrVector,
1002 //	USRA	vusraVector,
1003 //	URSHR	vurshrVector,
₁₀₀₄ //	URSRA	vursraVector,
1005 //	SRI	vsriVector,
100€ //	SLI	vsliVector,
1007 //	SQSHLU	vsqshluVector,
1008 //	UQSHL	vuqshlimmediate_Vector,
1009 //	SQSHRUN	vsqshrunVector,
101(//	SQSHRUN2	vsqshrun2Vector,
1011 //	SQRSHRUN	vsqrshrunVector,
1012 //	SQRSHRUN2	vsqrshrun2Vector,
1013 //	UQSHRN	vuqshrnVector,
1014 //	UQRSHRN	vuqrshrnVector,
1015 //	UQRSHRN2	vuqrshrn2Vector,
1016 //	USHLL	ushll,
1017 //	USHLL2	ushll2,
1018 //	UCVTF	vucvtfvector_fixed_point_Vector,
1019 //	FCVTZU	vfcvtzuvector_fixed_point_Vector,
102(// A	dvSIMD TBL/TBX	
1021 //	TBL	vtblSingle_register_table,
1022 //	TBX	vtbxSingle_register_table,
1023 //	TBL	vtblTwo_register_table,
₁₀₂ 4//	TBX	vtbxTwo_register_table,
1025 //	TBL	vtblThree_register_table,

```
in use
              Opcode
                                          NAME
1
1026 //
              TBX
                                          vtbxThree_register_table,
1027 //
               TBL
                                          vtblFour_register_table,
1028 //
               TBX
                                          vtbxFour register table,
1029
           AdvSIMD ZIP/UZP/TRN
103( //
               UZP1
                                          uzp1,
1031
               TRN1
                                          trn1,
1032 //
              ZIP1
                                          zip1,
1033 //
              UZP2
                                          uzp2,
1034 //
              TRN2
                                          trn2,
1035 //
               ZIP2
                                          zip2,
1036 //
           AdvSIMD EXT
1037 //
               FXT
                                          ext,
1038 // Loads and stores
1039 //
           AdvSIMD load/store multiple :
104( //
               ST4
                                          vst4multiple structures No offset,
1041
               ST1
                                          vst1multiple_structures_Four_registers,
1042 11
               ST3
                                          vst3multiple_structures_No_offset,
1043 //
               ST1
                                          vst1multiple_structures_Three_registers,
1044 //
              ST1
                                          vst1multiple_structures_One_register,
1045 //
               ST2
                                          vst2multiple structures No offset,
1046 //
              ST1
                                          vst1multiple_structures_Two_registers,
1047 //
               LD4
                                          vld4multiple_structures_No_offset,
1048 //
                                          vld1multiple structures Four registers,
               LD1
1049 //
                                          vld3multiple structures No offset,
               LD3
105( //
              LD1
                                          vld1multiple structures Three registers,
1051
              LD1
                                          vld1multiple structures One register,
1052 //
              LD2
                                          vld2multiple structures No offset,
1053
               LD1
                                          vld1multiple structures Two registers,
1054 //
           AdvSIMD load/store multiple :
1055 //
               ST4
                                          vst4multiple structures Register offset,
1056 //
               ST1
                                          vst1multiple structures Four registers register offset,
1057 //
               ST3
                                          vst3multiple_structures_Register_offset,
1058 //
               ST1
                                          vst1multiple_structures_Three_registers_register_offset,
1059 //
               ST1
                                          vst1multiple_structures_One_register_register_offset,
```

1 in_use	Opcode	NAME
106(//	ST2	vst2multiple_structures_Register_offset,
1061 //	ST1	vst1multiple_structures_Two_registers_register_offset,
1062 //	ST4	vst4multiple_structures_Immediate_offset,
1063 //	ST1	vst1multiple_structures_Four_registers_immediate_offset,
1064 //	ST3	vst3multiple_structures_Immediate_offset,
106ŧ //	ST1	vst1multiple_structures_Three_registers_immediate_offset
1066 //	ST1	vst1multiple_structures_One_register_immediate_offset,
1067 //	ST2	vst2multiple_structures_Immediate_offset,
1068 //	ST1	vst1multiple_structures_Two_registers_immediate_offset,
1069 //	LD4	vld4multiple_structures_Register_offset,
107(//	LD1	vld1multiple_structures_Four_registers_register_offset,
1071 //	LD3	vld3multiple_structures_Register_offset,
₁₀₇₂ //	LD1	vld1multiple_structures_Three_registers_register_offset,
1073 //	LD1	vld1multiple_structures_One_register_register_offset,
107₄ //	LD2	vld2multiple_structures_Register_offset,
1075 //	LD1	vld1multiple_structures_Two_registers_register_offset,
107€ //	LD4	vld4multiple_structures_Immediate_offset,
1077 //	LD1	vld1multiple_structures_Four_registers_immediate_offset,
1078 //	LD3	vld3multiple_structures_Immediate_offset,
107§ //	LD1	vld1multiple_structures_Three_registers_immediate_offset
108(//	LD1	vld1multiple_structures_One_register_immediate_offset,
1081 //	LD2	vld2multiple_structures_Immediate_offset,
1082 //	LD1	vld1multiple_structures_Two_registers_immediate_offset,
	dvSIMD load/store single st	
1084 //	ST1	vst1single_structure_8_bit,
1085 //	ST3	vst3single_structure_8_bit,
1086 //	ST1	vst1single_structure_16_bit,
1087 //	ST3	vst3single_structure_16_bit,
1088 //	ST1	vst1single_structure_32_bit,
1089 //	ST1	vst1single_structure_64_bit,
109(//	ST3	vst3single_structure_32_bit,
1091 //	ST3	vst3single_structure_64_bit,
1092 //	ST2	vst2single_structure_8_bit,
1093 //	ST4	vst4single_structure_8_bit,

1 in_us	se Opcode	NAME
1094 //	ST2	vst2single_structure_16_bit,
109ŧ //	ST4	vst4single_structure_16_bit,
109€ //	ST2	vst2single_structure_32_bit,
1097 //	ST2	vst2single_structure_64_bit,
1098 //	ST4	vst4single_structure_32_bit,
1098 //	ST4	vst4single_structure_64_bit,
110(//	LD1	vld1single_structure_8_bit,
1101 //	LD3	vld3single_structure_8_bit,
1102 //	LD1	vld1single_structure_16_bit,
1103 //	LD3	vld3single_structure_16_bit,
1104 //	LD1	vld1single_structure_32_bit,
1105 //	LD1	vld1single_structure_64_bit,
1106 //	LD3	vld3single_structure_32_bit,
1107 //	LD3	vld3single_structure_64_bit,
1108 //	LD1R	vld1rNo_offset,
1109 //	LD3R	vld3rNo_offset,
111(//	LD2	vld2single_structure_8_bit,
1111 <i> </i>	LD4	vld4single_structure_8_bit,
1112 //	LD2	vld2single_structure_16_bit,
1113//	LD4	vld4single_structure_16_bit,
1114	LD2	vld2single_structure_32_bit,
1115 //	LD2	vld2single_structure_64_bit,
1116	LD4	vld4single_structure_32_bit,
1117 //	LD4	vld4single_structure_64_bit,
1118 //	LD2R	vld2rNo_offset,
1118 //	LD4R	vld4rNo_offset,
112(//	AdvSIMD load/sto	ore single str
1121 <i> </i>	ST1	vst1single_structure_8_bit_register_offset,
1122 🖊	ST3	vst3single_structure_8_bit_register_offset,
1123 //	ST1	vst1single_structure_16_bit_register_offset,
1124	ST3	vst3single_structure_16_bit_register_offset,
1125 //	ST1	vst1single_structure_32_bit_register_offset,
1126 //	ST1	vst1single_structure_64_bit_register_offset,
1127 //	ST3	vst3single_structure_32_bit_register_offset,

1 in_use	Opcode	NAME
1128 //	ST3	vst3single_structure_64_bit_register_offset,
1129 //	ST1	vst1single_structure_8_bit_immediate_offset,
113(<i> </i>	ST3	vst3single_structure_8_bit_immediate_offset,
1131 <i> </i>	ST1	vst1single_structure_16_bit_immediate_offset,
1132 //	ST3	vst3single_structure_16_bit_immediate_offset,
1138 //	ST1	vst1single_structure_32_bit_immediate_offset,
1134 //	ST1	vst1single_structure_64_bit_immediate_offset,
1135 //	ST3	vst3single_structure_32_bit_immediate_offset,
1136 //	ST3	vst3single_structure_64_bit_immediate_offset,
1137 //	ST2	vst2single_structure_8_bit_register_offset,
1138 //	ST4	vst4single_structure_8_bit_register_offset,
1139 //	ST2	vst2single_structure_16_bit_register_offset,
114(//	ST4	vst4single_structure_16_bit_register_offset,
1141 //	ST2	vst2single_structure_32_bit_register_offset,
1142 //	ST2	vst2single_structure_64_bit_register_offset,
1143 //	ST4	vst4single_structure_32_bit_register_offset,
1144 //	ST4	vst4single_structure_64_bit_register_offset,
1145 //	ST2	vst2single_structure_8_bit_immediate_offset,
1146 //	ST4	vst4single_structure_8_bit_immediate_offset,
1147 //	ST2	vst2single_structure_16_bit_immediate_offset,
1148 //	ST4	vst4single_structure_16_bit_immediate_offset,
114§ //	ST2	vst2single_structure_32_bit_immediate_offset,
115(//	ST2	vst2single_structure_64_bit_immediate_offset,
1151 //	ST4	vst4single_structure_32_bit_immediate_offset,
1152 //	ST4	vst4single_structure_64_bit_immediate_offset,
1158 //	LD1	vld1single_structure_8_bit_register_offset,
1154 //	LD3	vld3single_structure_8_bit_register_offset,
115ŧ //	LD1	vld1single_structure_16_bit_register_offset,
1156 //	LD3	vld3single_structure_16_bit_register_offset,
1157 //	LD1	vld1single_structure_32_bit_register_offset,
1158 //	LD1	vld1single_structure_64_bit_register_offset,
1159 //	LD3	vld3single_structure_32_bit_register_offset,
116(//	LD3	vld3single_structure_64_bit_register_offset,
1161 //	LD1R	vld1rRegister_offset,

1 in_use	Opcode	NAME
1162 //	LD3R	vld3rRegister_offset,
1163 <i> </i>	LD1	vld1single_structure_8_bit_immediate_offset,
1164 //	LD3	vld3single_structure_8_bit_immediate_offset,
1165 //	LD1	vld1single_structure_16_bit_immediate_offset,
1166 //	LD3	vld3single_structure_16_bit_immediate_offset,
1167 //	LD1	vld1single_structure_32_bit_immediate_offset,
1168 //	LD1	vld1single_structure_64_bit_immediate_offset,
116§ //	LD3	vld3single_structure_32_bit_immediate_offset,
117(//	LD3	vld3single_structure_64_bit_immediate_offset,
1171 //	LD1R	vld1rlmmediate_offset,
1172 //	LD3R	vld3rlmmediate_offset,
1178 //	LD2	vld2single_structure_8_bit_register_offset,
1174 //	LD4	vld4single_structure_8_bit_register_offset,
1175 //	LD2	vld2single_structure_16_bit_register_offset,
1176 //	LD4	vld4single_structure_16_bit_register_offset,
1177 //	LD2	vld2single_structure_32_bit_register_offset,
1178 //	LD2	vld2single_structure_64_bit_register_offset,
117§ //	LD4	vld4single_structure_32_bit_register_offset,
118(//	LD4	vld4single_structure_64_bit_register_offset,
1181 //	LD2R	vld2rRegister_offset,
1182 //	LD4R	vld4rRegister_offset,
1183 //	LD2	vld2single_structure_8_bit_immediate_offset,
1184 //	LD4	vld4single_structure_8_bit_immediate_offset,
118ŧ //	LD2	vld2single_structure_16_bit_immediate_offset,
1186 //	LD4	vld4single_structure_16_bit_immediate_offset,
1187 //	LD2	vld2single_structure_32_bit_immediate_offset,
1188 //	LD2	vld2single_structure_64_bit_immediate_offset,
1189 //	LD4	vld4single_structure_32_bit_immediate_offset,
119(//	LD4	vld4single_structure_64_bit_immediate_offset,
1191 <i> </i>	LD2R	vld2rlmmediate_offset,
1192 //	LD4R	vld4rlmmediate_offset,

1	in	_use Opcode	//Opcode	BINARY OPCODE comments
2		UNALLOCATED	/* UNALLOCATED */	
3		BAD	bad,	/* 0x0000000BAD invalid operation */
4			tic /* Branch,exception generatio	
5		Compare _ Branch (immed	iat، /* Compare _ Branch (immedi	ate) */
6		CBZ	cbzw,	/* 0x3400000CBZ */
7		CBNZ	cbnzw,	/* 0x3500000CBNZ */
8		CBZ	cbzx,	/* 0xB400000CBZ */
9		CBNZ	cbnzx,	/* 0xB500000CBNZ */
10			te) /* Test bit & branch (immediat	
11		TBZ TBNZ	tbz,	/* 0x3600000TBZ */
12 13			tbnz, liat /* Conditional branch (immedi	/* 0x3700000TBNZ */
14		B_cond	b_cond,	/* 0x54000000B cond */
15		Exception generation	/* Exception generation */	7 0x0400000B_cond
16	//	SVC	//svc,	/* 0xD4000001SVC */
17	//	HVC	//hvc,	/* 0xD4000002HVC */
18	//	SMC	//smc,	/* 0xD4000003SMC */
19		BRK	brkarm64,	/* 0xD4200000BRK AArch64 Specific BRK */
20	//	HLT	//hlt,	/* 0xD4400000HLT
21	//	DCPS1	//dcps1,	/* 0xD4A00001DCPS1 */
22	//	DCPS2	//dcps2,	/* 0xD4A00002DCPS2 */
23	//	DCPS3	//dcps3,	/* 0xD4A00003DCPS3 */
24	//	System	/* System */	
25	//	MSR	//msrimm,	/* 0xD500401FMSR */
26	//	HINT	//hint,	/* 0xD503201FHINT */
27	//	CLREX	//clrex,	/* 0xD503305FCLREX */
28	//	DSB	//dsb,	/* 0xD503309FDSB */
29	//	DMB	//dmb,	/* 0xD50330BFDMB */
30	//	ISB	//isb,	/* 0xD50330DFISB */
31	//	SYS	//sys,	/* 0xD5080000SYS */
32	//	MSR	//msr,	/* 0xD5100000MSR */
33	//	SYSL	//sysl,	/* 0xD5280000SYSL */
34	//	MRS	//mrs,	/* 0xD5300000MRS */
35	•		ste /* Unconditional branch (regis	
36		BR	br,	/* 0xD61F0000BR */
37		BLR	blr,	/* 0xD63F0000BLR */

1	in_use Opcode	//Opcode	BINARY	OPCODE comments
38	RET	ret,	/* 0xD65F0000RET */	
39	// ERET	//eret,	/* 0xD69F03E0ERET */	
40	// DRPS	//drps,	/* 0xD6BF03E0DRPS */	
41	// Unconditional branch (imi	med /* Unconditional branch (imme	ediate) */	
42	В	b,	/* 0x1400000B */	
43	BL	bl,	/* 0x9400000BL */	
44	Loads and stores	/* Loads and stores */		
45	Load/store exclusive	/* Load/store exclusive */		
46	STXRB	stxrb,	/* 0x08000000STXRB */	
47	STLXRB	stlxrb,	/* 0x08008000STLXRB */	
48	LDXRB	ldxrb,	/* 0x08400000LDXRB */	
49	LDAXRB	ldaxrb,	/* 0x08408000LDAXRB */	
50	STLRB	stlrb,	/* 0x08808000STLRB */	
51	LDARB	ldarb,	/* 0x08C08000LDARB */	
52	STXRH	stxrh,	/* 0x48000000STXRH */	
53	STLXRH	stlxrh,	/* 0x48008000STLXRH */	
54	LDXRH	ldxrh,	/* 0x48400000LDXRH */	
55	LDAXRH	ldaxrh,	/* 0x48408000LDAXRH */	
56	STLRH	stlrh,	/* 0x48808000STLRH */	
57	LDARH	ldarh,	/* 0x48C08000LDARH */	
58	STXR	stxrw,	/* 0x88000000STXR */	
59	STLXR	stlxrw,	/* 0x88008000STLXR */	
60	STXP	stxpw,	/* 0x88200000STXP */	
61	STLXP	stlxpw,	/* 0x88208000STLXP */	
62	LDXR	ldxrw,	/* 0x88400000LDXR */	
63	LDAXR	ldaxrw,	/* 0x88408000LDAXR */	
64	LDXP	ldxpw,	/* 0x88600000LDXP */	
65	LDAXP	ldaxpw,	/* 0x88608000LDAXP */	
66	STLR	stlrw,	/* 0x88808000STLR */	
67	LDAR	ldarw,	/* 0x88C08000LDAR */	
68	STXR	stxrx,	/* 0xC8000000STXR */	
69	STLXR	stlxrx,	/* 0xC8008000STLXR */	
70	STXP	stxpx,	/* 0xC8200000STXP */	
71	STLXP	stlxpx,	/* 0xC8208000STLXP */	
72	LDXR	ldxrx,	/* 0xC8400000LDXR */	
73	LDAXR	ldaxrx,	/* 0xC8408000LDAXR */	
74	LDXP	ldxpx,	/* 0xC8600000LDXP */	

1	in_use Opcode	//Opcode	BINARY	OPCODE comments	
75	LDAXP	ldaxpx,	/* 0xC8608000LDAXP */		
76	STLR	stlrx,	/* 0xC8808000STLR */		
77	LDAR	ldarx,	/* 0xC8C08000LDAR */		
78	Load register (literal)	/* Load register (I	iteral) */		
79	LDR	ldrw,	/* 0x18000000LDR */		
80	LDR	vldrs,	/* 0x1C000000LDR */		
81	LDR	ldrx,	/* 0x5800000LDR */		
82	LDR	vldrd,	/* 0x5C00000LDR */		
83	LDRSW	ldrsw,	/* 0x9800000LDRSW */		
84	LDR	vldrq,	/* 0x9C00000LDR */		
85	PRFM	prfm,	/* 0xD800000PRFM */		
86					
87	STNP	stnpw,	/* 0x28000000STNP */		
88	LDNP	ldnpw,	/* 0x28400000LDNP */		
89	STNP	vstnps,	/* 0x2C00000STNP */		
90	LDNP	vldnps,	/* 0x2C400000LDNP */		
91	STNP	vstnpd,	/* 0x6C00000STNP */		
92	LDNP	vldnpd,	/* 0x6C40000LDNP */		
93	STNP	stnpx,	/* 0xA800000STNP */		
94	LDNP	ldnpx,	/* 0xA840000LDNP */		
95	STNP	vstnpq,	/* 0xAC00000STNP */		
96	LDNP	vldnpq,	/* 0xAC400000LDNP */		
97	Load/store register pair (p	oost /* Load/store regi			
98	STP	stppostw,	/* 0x28800000STP */		
99	LDP	Idppostw,	/* 0x28C00000LDP */		
100	STP	vstpposts,	/* 0x2C800000STP */		
101	LDP	vldpposts,	/* 0x2CC00000LDP */	,	
102		Idpswpost,	/* 0x68C00000LDPSW *	I	
103		vstppostd,	/* 0x6C800000STP */		
104	LDP STP	vldppostd,	/* 0x6CC00000LDP */ /* 0xA8800000STP */		
105		stppostx,	/* 0xA8800000STP */ /* 0xA8C00000LDP */		
106	STP	Idppostx, vstppostq,	/* 0xAC800000STP */		
107 108	LDP	vsipposią, vldppostą,	/* 0xACc00000STP // /* 0xACC0000LDP */		
100		• • •			
109	Loudistoic register pair (c	Loud, Store regi	otor pair (onder) i		

1	in_use Opcode	//Opcode	BINARY OPCODE comments
110	STP	stpoffw,	/* 0x29000000STP */
111	LDP	ldpoffw,	/* 0x29400000LDP */
112	STP	vstpoffs,	/* 0x2D000000STP */
113	LDP	vldpoffs,	/* 0x2D400000LDP
114	LDPSW	ldpswoff,	/* 0x69400000LDPSW */
115	STP	vstpoffd,	/* 0x6D000000STP */
116	LDP	vldpoffd,	/* 0x6D40000LDP
117	STP	stpoffx,	/* 0xA900000STP */
118	LDP	ldpoffx,	/* 0xA940000LDP */
119	STP	vstpoffq,	/* 0xAD00000STP */
120	LDP	vldpoffq,	/* 0xAD40000LDP
121		air (pre-i⊧/* Load/store regist	
122	STP	stpprew,	/* 0x29800000STP */
123	LDP	Idpprew,	/* 0x29C00000LDP */
124	STP	vstppres,	/* 0x2D800000STP */
125	LDP	vldppres,	/* 0x2DC00000LDP */
126	LDPSW	ldpswpre,	/* 0x69C00000LDPSW */
127	STP	vstppred,	/* 0x6D800000STP */
128	LDP	vldppred,	/* 0x6DC00000LDP */
129	STP	stpprex,	/* 0xA9800000STP */
130	LDP	Idpprex,	/* 0xA9C00000LDP
131	STP	vstppreq,	/* 0xAD800000STP */
132	LDP	vldppreq,	/* 0xADC00000LDP */
133		nscaled /* Load/store regist	
134	STURB	sturb,	/* 0x38000000STURB */
135	LDURB	ldurb,	/* 0x38400000LDURB */
136	LDURSB	ldursbx,	/* 0x38800000LDURSB */
137	LDURSB	ldursbw,	/* 0x38C00000LDURSB */
138	STUR	vsturb,	/* 0x3C000000STUR */
139	LDUR	vldurb,	/* 0x3C400000LDUR
140	STUR	vsturq,	/* 0x3C800000STUR */
141	LDUR	vldurq,	/* 0x3CC00000LDUR */
142	STURH	sturh,	/* 0x78000000STURH */
143	LDURH	ldurh,	/* 0x78400000LDURH */
144	LDURSH	ldurshx,	/* 0x78800000LDURSH */
145	LDURSH	ldurshw,	/* 0x78C00000LDURSH */
146	STUR	vsturh,	/* 0x7C00000STUR */
147	LDUR	vldurh,	/* 0x7C400000LDUR

1 in_	_use Opcode	//Opcode	BINARY OPCODE comments
148	STUR	sturw,	/* 0xB8000000STUR
149	LDUR	ldurw,	/* 0xB8400000LDUR
150	LDURSW	ldursw,	/* 0xB8800000LDURSW */
151	STUR	vsturs,	/* 0xBC000000STUR
152	LDUR	vldurs,	/* 0xBC400000LDUR
153	STUR	sturx,	/* 0xF8000000STUR
154	LDUR	ldurx,	/* 0xF8400000LDUR
155	PRFUM	prfum,	/* 0xF8800000PRFUM */
156	STUR	vsturd,	/* 0xFC000000STUR
157	LDUR	vldurd,	/* 0xFC400000LDUR
158		immediat /* Load/store register	· · · · · · · · · · · · · · · · · · ·
159	STRB	strbpost,	/* 0x38000400STRB */
160	LDRB	ldrbpost,	/* 0x38400400LDRB */
161	LDRSB	ldrsbpostx,	/* 0x38800400LDRSB */
162	LDRSB	ldrsbpostw,	/* 0x38C00400LDRSB */
163	STR	vstrpostb,	/* 0x3C000400STR */
164	LDR	vldrpostb,	/* 0x3C400400LDR */
165	STR	vstrpostq,	/* 0x3C800400STR */
166	LDR	vldrpostq,	/* 0x3CC00400LDR */
167	STRH	strhpost,	/* 0x78000400STRH */
168	LDRH	ldrhpost,	/* 0x78400400LDRH */
169	LDRSH	ldrshpostx,	/* 0x78800400LDRSH */
170	LDRSH	ldrshpostw,	/* 0x78C00400LDRSH */
171	STR	vstrposth,	/* 0x7C000400STR */
172	LDR	vldrposth,	/* 0x7C400400LDR */
173	STR	strpostw,	/* 0xB8000400STR */
174	LDR	ldrpostw,	/* 0xB8400400LDR
175	LDRSW	ldrswpost,	/* 0xB8800400LDRSW */
176	STR	vstrposts,	/* 0xBC000400STR */
177	LDR	vldrposts,	/* 0xBC400400LDR */
178	STR	strpostx,	/* 0xF8000400STR */
179	LDR	ldrpostx,	/* 0xF8400400LDR */
180	STR	vstrpostd,	/* 0xFC000400STR */
181	LDR	vldrpostd,	/* 0xFC400400LDR */
182		unprivile (/* Load/store register	· · · · · · · · · · · · · · · · · · ·
183	STTRB	sttrb,	/* 0x38000800STTRB */
184	LDTRB	ldtrb,	/* 0x38400800LDTRB */
185	LDTRSB	ldtrsbx,	/* 0x38800800LDTRSB */

1 i	in_use Opcode	//Opcode	BINARY OPCODE comments
186	LDTRSB	ldtrsbw,	/* 0x38C00800LDTRSB */
187	STTRH	sttrh,	/* 0x78000800STTRH */
188	LDTRH	ldtrh,	/* 0x78400800LDTRH */
189	LDTRSH	ldtrshx,	/* 0x78800800LDTRSH */
190	LDTRSH	ldtrshw,	/* 0x78C00800LDTRSH */
191	STTR	sttrw,	/* 0xB8000800STTR */
192	LDTR	ldtrw,	/* 0xB8400800LDTR */
193	LDTRSW	ldtrsw,	/* 0xB8800800LDTRSW */
194	STTR	sttrx,	/* 0xF8000800STTR */
195	LDTR	ldtrx,	/* 0xF8400800LDTR
196	Load/store register (im	mediat /* Load/store regist	ter (immediate pre-indexed) */
197	STRB	strbpre,	/* 0x38000C00STRB */
198	LDRB	ldrbpre,	/* 0x38400C00LDRB */
199	LDRSB	ldrsbprex,	/* 0x38800C00LDRSB */
200	LDRSB	Idrsbprew,	/* 0x38C00C00LDRSB */
201	STR	vstrpreb,	/* 0x3C000C00STR */
202	LDR	vldrpreb,	/* 0x3C400C00LDR
203	STR	vstrpreq,	/* 0x3C800C00STR */
204	LDR	vldrpreq,	/* 0x3CC00C00LDR
205	STRH	strhpre,	/* 0x78000C00STRH */
206	LDRH	ldrhpre,	/* 0x78400C00LDRH */
207	LDRSH	ldrshprex,	/* 0x78800C00LDRSH */
208	LDRSH	ldrshprew,	/* 0x78C00C00LDRSH */
209	STR	vstrpreh,	/* 0x7C000C00STR */
210	LDR	vldrpreh,	/* 0x7C400C00LDR */
211	STR	strprew,	/* 0xB8000C00STR */
212	LDR	Idrprew,	/* 0xB8400C00LDR
213	LDRSW	ldrswpre,	/* 0xB8800C00LDRSW */
214	STR	vstrpres,	/* 0xBC000C00STR */
215	LDR	vldrpres,	/* 0xBC400C00LDR */
216	STR	strprex,	/* 0xF8000C00STR */
217	LDR	Idrprex,	/* 0xF8400C00LDR */
218	STR	vstrpred,	/* 0xFC000C00STR */
219	LDR	vldrpred,	/* 0xFC400C00LDR */
220	<u> </u>	gister c /* Load/store regist	
221	STRB	strboff,	/* 0x38200800STRB */
222	LDRB	ldrboff,	/* 0x38600800LDRB */
223	LDRSB	ldrsboffx,	/* 0x38A00800LDRSB */

1 in_use	Opcode	//Opcode	BINARY	OPCODE	comments
224	LDRSB	Idrsboffw,	/* 0x38E00800LDRSB */		
225	STR	vstroffb,	/* 0x3C200800STR */		
226	LDR	vldroffb,	/* 0x3C600800LDR */		
227	STR	vstroffq,	/* 0x3CA00800STR */		
228	LDR	vldroffq,	/* 0x3CE00800LDR */		
229	STRH	strhoff,	/* 0x78200800STRH */		
230	LDRH	Idrhoff,	/* 0x78600800LDRH */		
231	LDRSH	Idrshoffx,	/* 0x78A00800LDRSH */		
232	LDRSH	Idrshoffw,	/* 0x78E00800LDRSH */		
233	STR	vstroffh,	/* 0x7C200800STR */		
234	LDR	vldroffh,	/* 0x7C600800LDR */		
235	STR	stroffw,	/* 0xB8200800STR */		
236	LDR	ldroffw,	/* 0xB8600800LDR */		
237	LDRSW	Idrswoff,	/* 0xB8A00800LDRSW */		
238	STR	vstroffs,	/* 0xBC200800STR */		
239	LDR	vldroffs,	/* 0xBC600800LDR */		
240	STR	stroffx,	/* 0xF8200800STR */		
241	LDR	ldroffx,	/* 0xF8600800LDR */		
243	STR	vstroffd,	/* 0xFC200800STR */		
244	LDR	vldroffd,	/* 0xFC600800LDR */		
242	PRFM	prfmoff,	/* 0xF8A00800PRFM */		
245 l	oad/store register (unsigne	ed /* Load/store register (unsigned im	nmediate) */		
246	STRB	strbimm,	/* 0x39000000STRB */		
247	LDRB	ldrbimm,	/* 0x39400000LDRB */		
248	LDRSB	Idrsbimmx,	/* 0x39800000LDRSB */		
249	LDRSB	ldrsbimmw,		*/	
250	STR	vstrimmb,	/* 0x3D000000STR */		
251	LDR	vldrimmb,	/* 0x3D400000LDR */		
252	STR	vstrimmq,	/* 0x3D800000STR */		
253	LDR	vldrimmq,	/* 0x3DC00000LDR */		
254	STRH	strhimm,	/* 0x79000000STRH */		
255	LDRH	ldrhimm,	/* 0x79400000LDRH */		
256	LDRSH	ldrshimmx,	/* 0x79800000LDRSH */		
257	LDRSH	ldrshimmw,		*/	
258	STR	vstrimmh,	/* 0x7D000000STR */		
259	LDR	vldrimmh,	/* 0x7D400000LDR */		
260	STR	strimmw,	/* 0xB9000000STR */		
261	LDR	ldrimmw,	/* 0xB9400000LDR */		

1 i l	n_use Opcode	//Opcode	BINARY OPCODE comments
262	LDRSW	ldrswimm,	/* 0xB9800000LDRSW */
263	STR	vstrimms,	/* 0xBD000000STR */
264	LDR	vldrimms,	/* 0xBD40000LDR */
265	STR	strimmx,	/* 0xF900000STR */
266	LDR	ldrimmx,	/* 0xF940000LDR */
268	STR	vstrimmd,	/* 0xFD000000STR */
269	LDR	vldrimmd,	/* 0xFD400000LDR */
267	PRFM	prfmimm,	/* 0xF9800000PRFM */
270	Data processing - Immedi	a /* Data processing – Immediate */	
271	PC-rel. addressing	/* PC-rel. addressing */	
272	ADR	adr,	/* 0x1000000ADR */
273	ADRP	adrp,	/* 0x9000000ADRP */
274	Add/subtract (immediate)	/* Add/subtract (immediate) */	
275	ADD	addimmw,	/* 0x11000000ADD
276	ADDS	addsimmw,	/* 0x31000000ADDS */
277	SUB	subimmw,	/* 0x51000000SUB */
278	SUBS	subsimmw,	/* 0x71000000SUBS */
279	ADD	addimmx,	/* 0x9100000ADD */
280	ADDS	addsimmx,	/* 0xB1000000ADDS */
281	SUB	subimmx,	/* 0xD1000000SUB */
282	SUBS	subsimmx,	/* 0xF1000000SUBS */
283	Logical (immediate)	/* Logical (immediate) */	
284	AND	andimmw,	/* 0x12000000AND
285	ORR	orrimmw,	/* 0x32000000RR
286	EOR	eorimmw,	/* 0x52000000EOR */
287	ANDS	andsimmw,	/* 0x72000000ANDS */
288	AND	andimmx,	/* 0x92000000AND */
289	ORR	orrimmx,	/* 0xB2000000ORR */
290	EOR	eorimmx,	/* 0xD2000000EOR */
291	ANDS	andsimmx,	/* 0xF2000000ANDS */
292	Move wide (immediate)	/* Move wide (immediate) */	
293	MOVN	movnw,	/* 0x12800000MOVN */
294	MOVZ	movzw,	/* 0x52800000MOVZ */
295	MOVK	movkw,	/* 0x72800000MOVK */
296	MOVN	movnx,	/* 0x92800000MOVN */
297	MOVZ	movzx,	/* 0xD2800000MOVZ */
298	MOVK	movkx,	/* 0xF2800000MOVK */
299	Bitfield	/* Bitfield */	

SBFM	1	in_use Opcode	//Opcode	BINARY	OPCODE comments
SBFM SBFM SBFM SBFM SBFM FOX93400000BFM FOX93400000BFM FOX93400000BFM FOX9340000BFM FOX9340000BFM FOX9340000BFM FOX9340000BFM FOX9340000BFM FOX9340000BFM FOX9340000BFM FOX9340000BFM FOX9340BF	300	SBFM	sbfmw,	/* 0x13000000SBFM */	
303 SBFM sbfmx, /* 0x83400000SBFM */ 304 BFM bfmx, /* 0xB3400000BFM */ 305 UBFM ubfmx, /* 0xB3400000BFM */ 306 EXTR /* Extract /* */ 307 EXTR extrw, /* 0x1380000EXTR */ 308 EXTR extrw, /* 0x330000EXTR */ 309 Data Processing - register /* 0x12 states */ 310 Logical (shifted register) /* Data Processing - register /* 0x300000DRT */ 311 AND andw, /* 0x0A000000AND */ 312 BIC bicw, /* 0x0A000000RR */ 313 ORR orrw, /* 0x2A2000000CRR */ 314 ORN orrw, /* 0x2A2000000CRR */ 315 EOR eorw, /* 0x3A2000000CRN */ 316 EOR eorw, /* 0x3A2000000CN */ 317 ANDS andsw, /* 0x6A2000000AND	301	BFM	bfmw,	/* 0x33000000BFM */	
304 BFM bfmx, /* 0xB3400000BFM */ 305 UBFM ubfmx, /* 0xD3400000BFM */ 306 Extract /* Extract */ */ 307 EXTR extrw, /* 0x13800000EXTR */ 308 EXTR extrw, /* 0x93C08000EXTR */ 309 Data Processing – register /* Logical (shifted register) */ */ 310 Logical (shifted register) /* Logical (shifted register) */ */ 311 AND andw, /* 0x0A000000NND */ 312 BIC bicw, /* 0x2A000000RR */ 314 ORR orrw, /* 0x2A200000CRR */ 315 EOR eorw, /* 0x4A200000ECN */ 316 EON eorw, /* 0x4A200000ECN */ 318 BICS bicw, /* 0x6A200000BCS */ 319 AND andx, /* 0x8A200000BC */ 321 ORR orrx, /* 0x8A20	302	UBFM	ubfmw,	/* 0x53000000UBFM */	
305 UBFM (DFM) ubfmx, /* 0xD3400000UBFM */ 306 Extract /* Extract */ 307 EXTR extrw, /* 0x3300000EXTR */ 308 EXTR extrx, /* 0x93C08000EXTR */ 309 Data Processing – register /* Data Processing – register /* Logical (shifted register) */ */ 310 Logical (shifted register) /* Logical (shifted register) */ */ 311 AND andw, /* 0x0A000000AND */ 312 BIC bicw, /* 0x0A2000000RR */ 313 ORR orrw, /* 0x2A2000000RR */ 314 ORN orrw, /* 0x2A2000000RR */ 315 EOR eorw, /* 0x4A000000EOR */ 316 EOR eorw, /* 0x6A00000ANDS */ 317 ANDS andsw, /* 0x6A000000ANDS */ 318 BICS bicsw, /* 0x6A000000AND */ 320 BIC bicx, /* 0x6A000000AND */ 321 ORR orrx, /* 0x6A000000CR */ 322 ORN	303	SBFM	sbfmx,	/* 0x93400000SBFM */	
Settract	304	BFM	bfmx,	/* 0xB3400000BFM */	
STR	305	UBFM	ubfmx,	/* 0xD3400000UBFM */	
STR	306	Extract	/* Extract */		
Data Processing - register "Data Processing - register	307	EXTR	extrw,	/* 0x13800000EXTR */	
Note	308	EXTR	extrx,	/* 0x93C08000EXTR */	
311 AND andw, /* 0x0A2000000AND */ 312 BIC bicw, /* 0x0A2000000BIC */ 313 ORR orrw, /* 0x2A2000000CRR */ 314 ORN orrw, /* 0x2A200000CRN */ 315 EOR eorw, /* 0x4A000000CRR */ 316 EON eorw, /* 0x4A000000CRR */ 316 EON eorw, /* 0x6A200000EOR */ 317 ANDS andsw, /* 0x6A200000BICS */ 318 BICS bicsw, /* 0x6A200000BICS */ 319 AND andx, /* 0x8A200000BIC */ 320 BIC bicx, /* 0x8A200000BIC */ 321 ORR orrx, /* 0xAA200000CRN */ 322 ORN ormx, /* 0xAA200000CRN */ 323 EOR eorx, /* 0xCA200000CRN */ 324 EON eorx /* 0xCA200000CRN </td <td>309</td> <td>Data Processing – register</td> <td>/* Data Processing – register */</td> <td></td> <td></td>	309	Data Processing – register	/* Data Processing – register */		
BIC bicw,	310	Logical (shifted register)	/* Logical (shifted register) */		
313 ORR	311	AND	andw,	/* 0x0A000000AND */	
314	312	BIC	bicw,	/* 0x0A200000BIC */	
## Ox4A00000EOR */ ## Ox4A00000EOR */ ## Ox4A00000EOR */ ## Ox4A00000EOR */ ## Ox4A20000EON */ ## Ox6A00000ANDS */ ## Ox6A00000ANDS */ ## Ox6A00000AND */ ## Ox6A0000AND */ ## Ox6A0000AND */ ## Ox6A0000AND */ ## Ox6A0000AND */ ## Ox6A0000AND */ ## Ox6A0000AND */ ## Ox6A0000AND */ ## Ox6A0000AND */ ## Ox6A0000AND */ ## Ox6A0000AND */ ## Ox6A0000AND */ ## Ox6A0000AND */ ## O	313	ORR	orrw,	/* 0x2A000000ORR */	
Section	314	ORN	ornw,	/* 0x2A200000ORN */	
317 ANDS andsw, /* 0x6A200000ANDS */ 318 BICS bicsw, /* 0x6A20000BICS */ 319 AND andx, /* 0x8A200000BIC */ 320 BIC bicx, /* 0x8A200000BIC */ 321 ORR orrx, /* 0xAA200000ORR */ 322 ORN ornx, /* 0xAA200000ORN */ 323 EOR eorx, /* 0xCA200000EOR */ 324 EON eonx, /* 0xEA000000ADD */ 325 ANDS andsx, /* 0xEA200000EON */ 326 BICS bicsx, /* 0xEA200000BICS */ 327 Add/subtract (shifted register) /* Add/subtract (shifted register) /*/ */ 0x0B000000ADD */ 328 ADD addsw, /* 0x2B000000ADDS */ 330 SUB subw, /* 0x4B000000SUBS */ 331 SUBS subsw, /* 0x8B000000ADD */ 332 ADD addx, /* 0x8B000000ADD */ 333	315	EOR	eorw,	/* 0x4A000000EOR */	
318 BICS bicsw, /* 0x6A200000BICS */ 319 AND andx, /* 0x8A000000AND */ 320 BIC bicx, /* 0x8A200000BIC */ 321 ORR orrx, /* 0xAA200000CRR */ 322 ORN ornx, /* 0xAA200000CRN */ 323 EOR eorx, /* 0xCA200000EOR */ 324 EON eonx, /* 0xCA200000EOR */ 325 ANDS andsx, /* 0xEA200000BICS */ 326 BICS bicsx, /* 0xEA200000BICS */ 327 Add/subtract (shifted register /* Add/subtract (shifted register) */ */ 328 ADD addsw, /* 0xB0000000ADD */ 329 ADDS addsw, /* 0xB000000ADDS */ 330 SUB subw, /* 0xB000000SUBS */ 331 SUBS subx, /* 0xB000000ADD */ 333 ADDS addsx, /* 0xB0000000ADD	316	EON	eonw,	/* 0x4A200000EON */	
319 AND andx, /* 0x8A000000AND */ 320 BIC bicx, /* 0x8A200000BIC */ 321 ORR orrx, /* 0xAA2000000GRR */ 322 ORN ornx, /* 0xAA2000000GRN */ 323 EOR eorx, /* 0xCA200000EOR */ 324 EON eonx, /* 0xCA200000EOR */ 325 ANDS andsx, /* 0xEA000000ANDS */ 326 BICS bicsx, /* 0xEA200000BICS */ 327 Add/subtract (shifted register) /* Add/subtract (shifted register) */ */ 328 ADD addw, /* 0xB000000ADD */ 329 ADDS addsw, /* 0x4B000000ADDS */ 330 SUB subw, /* 0x6B000000SUBS */ 331 SUBS subsw, /* 0x6B000000SUBS */ 332 ADD addx, /* 0xAB000000ADD */ 333 ADDS addsx, /* 0xAB000000ADD */ 334 SUB subx, /* 0xCB	317	ANDS	andsw,	/* 0x6A000000ANDS */	
320 BIC bicx, /* 0x8A200000BIC */ 321 ORR orrx, /* 0xAA000000ORR */ 322 ORN ornx, /* 0xAA200000ORN */ 323 EOR eorx, /* 0xCA000000EOR */ 324 EON eonx, /* 0xCA20000EON */ 325 ANDS andsx, /* 0xEA000000ANDS */ 326 BICS bicsx, /* 0xEA200000BICS */ 327 Add/subtract (shifted register) /* Add/subtract (shifted register) /* */ 0xEB000000ADD */ 329 ADDS addsw, /* 0x2B000000ADD */ 330 SUB subw, /* 0x4B000000SUB */ 331 SUBS subsw, /* 0x8B000000ADD */ 332 ADD addx, /* 0x8B000000ADD */ 333 ADDS addsx, /* 0xAB000000ADD */ 334 SUB subx, /* 0xAB0000000SUB */ 335 <t< td=""><td>318</td><td>BICS</td><td>bicsw,</td><td>/* 0x6A200000BICS */</td><td></td></t<>	318	BICS	bicsw,	/* 0x6A200000BICS */	
321 ORR orrx, /* 0xAA000000ORR */ 322 ORN ornx, /* 0xAA200000ORN */ 323 EOR eorx, /* 0xCA000000EOR */ 324 EON eonx, /* 0xCA200000EON */ 325 ANDS andsx, /* 0xEA000000ANDS */ 326 BICS bicsx, /* 0xEA200000BICS */ 327 Add/subtract (shifted register /* Add/subtract (shifted register) */ */ 328 ADD addsw, /* 0xB000000ADD */ 329 ADDS addsw, /* 0x4B000000ADD */ 330 SUB subw, /* 0x4B000000SUB */ 331 SUBS subsw, /* 0x8B000000ADD */ 332 ADD addx, /* 0x8B000000ADD */ 333 ADDS addx, /* 0xAB000000ADD */ 334 SUB subx, /* 0xCB000000SUB */ 335 SUBS subsx, /* 0xEB0000000SUBS	319	AND	andx,	/* 0x8A000000AND */	
322 ORN ornx, /* 0xAA200000ORN */ 323 EOR eorx, /* 0xCA000000EOR */ 324 EON eonx, /* 0xCA200000EON */ 325 ANDS andsx, /* 0xEA200000BICS */ 326 BICS bicsx, /* 0xEA200000BICS */ 327 Add/subtract (shifted register) */ */ 0xEA2000000BICS */ 328 ADD addw, /* 0xB0000000ADD */ 329 ADDS addsw, /* 0x4B000000ADDS */ 330 SUB subw, /* 0x4B000000SUBS */ 331 SUBS subsw, /* 0x8B0000000SUBS */ 332 ADD addx, /* 0xAB000000ADD */ 333 ADDS addsx, /* 0xAB000000ADDS */ 334 SUB subx, /* 0xCB000000SUBS */ 335 SUBS subsx, /* 0xEB000000SUBS */ 336 Add/subtract (extended	320	BIC	bicx,	/* 0x8A200000BIC */	
323 EOR eorx, /* 0xCA000000EOR */ 324 EON eonx, /* 0xCA200000EON */ 325 ANDS andsx, /* 0xEA000000ANDS */ 326 BICS bicsx, /* 0xEA200000BICS */ 327 Add/subtract (shifted register /* Add/subtract (shifted register) */ */ 328 ADD addw, /* 0x0B000000ADD */ 329 ADDS addsw, /* 0x2B000000ADDS */ 330 SUB subw, /* 0x4B000000SUB */ 331 SUBS subsw, /* 0x8B000000ADD */ 332 ADD addx, /* 0x8B000000ADD */ 333 ADDS addsx, /* 0xAB000000ADDS */ 334 SUB subx, /* 0xCB000000SUB */ 335 SUBS subsx, /* 0xEB000000SUBS */ 336 Add/subtract (extended regist /* Add/subtract (extended register) */	321	ORR	orrx,	/* 0xAA000000RR */	
324 EON eonx, /* 0xCA200000EON */ 325 ANDS andsx, /* 0xEA000000ANDS */ 326 BICS bicsx, /* 0xEA200000BICS */ 327 Add/subtract (shifted register) /* Add/subtract (shifted register) */ */ 328 ADD addw, /* 0x2B0000000ADD */ 329 ADDS addsw, /* 0x4B000000SUB */ 330 SUB subw, /* 0x6B000000SUB */ 331 SUBS subsw, /* 0x8B000000ADD */ 332 ADD addx, /* 0x8B000000ADD */ 333 ADDS addsx, /* 0xAB000000ADD */ 334 SUB subx, /* 0xCB000000SUB */ 335 SUBS subsx, /* 0xEB000000SUBS */ 336 Add/subtract (extended regist /* Add/subtract (extended register) */	322	ORN	ornx,	/* 0xAA200000ORN */	
325 ANDS andsx, /* 0xEA000000ANDS */ 326 BICS bicsx, /* 0xEA200000BICS */ 327 Add/subtract (shifted register /* Add/subtract (shifted register) */ 328 ADD addw, /* 0x0B000000ADD */ 329 ADDS addsw, /* 0x2B000000ADDS */ 330 SUB subw, /* 0x4B000000SUBS */ 331 SUBS subsw, /* 0x8B000000ADD */ 332 ADD addx, /* 0xAB000000ADD */ 333 ADDS addsx, /* 0xCB000000SUB */ 334 SUB subx, /* 0xCB000000SUB */ 335 SUBS subsx, /* 0xEB000000SUBS */ 336 Add/subtract (extended regist /* Add/subtract (extended register) */	323	EOR	eorx,		
326 BICS bicsx, /* 0xEA200000BICS */ 327 Add/subtract (shifted register /* Add/subtract (shifted register) */ 328 ADD addw, /* 0x0B000000ADD */ 329 ADDS addsw, /* 0x2B000000ADDS */ 330 SUB subw, /* 0x4B000000SUB */ 331 SUBS subsw, /* 0x6B000000SUBS */ 332 ADD addx, /* 0xAB000000ADD */ 333 ADDS addsx, /* 0xCB000000SUB */ 334 SUB subx, /* 0xCB000000SUB */ 335 SUBS subsx, /* 0xEB000000SUBS */ 336 Add/subtract (extended regist) /* Add/subtract (extended register) */	324	EON	eonx,	/* 0xCA200000EON */	
Add/subtract (shifted register /* Add/subtract (shifted register) */ 328 ADD addw, /* 0x0B000000ADD */ 329 ADDS addsw, /* 0x2B000000ADDS */ 330 SUB subw, /* 0x4B000000SUB */ 331 SUBS subsw, /* 0x8B000000SUBS */ 332 ADD addx, /* 0x8B000000ADD */ 333 ADDS addsx, /* 0xAB000000ADDS */ 334 SUB subx, /* 0xCB000000SUB */ 335 SUBS subsx, /* 0xEB000000SUBS */ 336 Add/subtract (extended regist /* Add/subtract (extended register) */	325		andsx,		
328 ADD addw, /* 0x0B000000ADD */ 329 ADDS addsw, /* 0x2B000000ADDS */ 330 SUB subw, /* 0x4B000000SUB */ 331 SUBS subsw, /* 0x6B000000SUBS */ 332 ADD addx, /* 0x8B000000ADD */ 333 ADDS addsx, /* 0xAB000000ADDS */ 334 SUB subx, /* 0xCB000000SUB */ 335 SUBS subsx, /* 0xEB000000SUBS */ 336 Add/subtract (extended regist /* Add/subtract (extended register) */	326	BICS	bicsx,	/* 0xEA200000BICS */	
329 ADDS addsw, /* 0x2B000000ADDS */ 330 SUB subw, /* 0x4B000000SUBS */ 331 SUBS subsw, /* 0x6B000000SUBS */ 332 ADD addx, /* 0x8B000000ADD */ 333 ADDS addsx, /* 0xAB000000ADDS */ 334 SUB subx, /* 0xCB000000SUB */ 335 SUBS subsx, /* 0xEB000000SUBS */ 336 Add/subtract (extended regist /* Add/subtract (extended register) */	327	Add/subtract (shifted register	* /* Add/subtract (shifted register) */		
330 SUB subw, /* 0x4B000000SUB */ 331 SUBS subsw, /* 0x6B000000SUBS */ 332 ADD addx, /* 0x8B000000ADD */ 333 ADDS addsx, /* 0xAB000000ADDS */ 334 SUB subx, /* 0xCB000000SUB */ 335 SUBS subsx, /* 0xEB000000SUBS */ 336 Add/subtract (extended regist /* Add/subtract (extended register) */	328		addw,	/* 0x0B000000ADD */	
331 SUBS subsw, /* 0x6B000000SUBS */ 332 ADD addx, /* 0x8B000000ADD */ 333 ADDS addsx, /* 0xAB000000ADDS */ 334 SUB subx, /* 0xCB000000SUB */ 335 SUBS subsx, /* 0xEB000000SUBS */ 336 Add/subtract (extended regist /* Add/subtract (extended register) */	329	ADDS	addsw,		
332 ADD addx, /* 0x8B0000000ADD */ 333 ADDS addsx, /* 0xAB000000ADDS */ 334 SUB subx, /* 0xCB000000SUB */ 335 SUBS subsx, /* 0xEB000000SUBS */ 336 Add/subtract (extended regist /* Add/subtract (extended register) */	330		subw,	/* 0x4B000000SUB */	
333 ADDS addsx, /* 0xAB000000ADDS */ 334 SUB subx, /* 0xCB000000SUB */ 335 SUBS subsx, /* 0xEB000000SUBS */ 336 Add/subtract (extended regist /* Add/subtract (extended register) */	331		subsw,		
334 SUB subx, /* 0xCB000000SUB */ 335 SUBS subsx, /* 0xEB000000SUBS */ 336 Add/subtract (extended regist /* Add/subtract (extended register) */	332		addx,	/* 0x8B000000ADD */	
335 SUBS subsx, /* 0xEB000000SUBS */ 336 Add/subtract (extended regist /* Add/subtract (extended register) */	333		addsx,		
Add/subtract (extended regist /* Add/subtract (extended register) */	334				
	335				
007 ADD 0ddovtru /* 0v0D20000ADD */	336	•	, , , , , , , , , , , , , , , , , , , ,		
33/ ADD addexiw, /" UXUBZUUUUUADD "/	337	ADD	addextw,	/* 0x0B200000ADD */	

1	in_use Opcode	//Opcode	BINARY	OPCODE	comments
338	ADDS	addsextw,	/* 0x2B200000ADDS */		
339	SUB	subextw,	/* 0x4B200000SUB */		
340	SUBS	subsextw,	/* 0x6B200000SUBS */		
341	ADD	addextx,	/* 0x8B200000ADD */		
342	ADDS	addsextx,	/* 0xAB200000ADDS */		
343	SUB	subextx,	/* 0xCB200000SUB */		
344	SUBS	subsextx,	/* 0xEB200000SUBS */		
345	Add/subtract (with carry)	/* Add/subtract (with carry) */			
346	ADC	adcw,	/* 0x1A000000ADC */		
347	ADCS	adcsw,	/* 0x3A000000ADCS */		
348	SBC	sbcw,	/* 0x5A000000SBC */		
349	SBCS	sbcsw,	/* 0x7A000000SBCS */		
350	ADC	adcx,	/* 0x9A00000ADC */		
351	ADCS	adcsx,	/* 0xBA000000ADCS */		
352	SBC	sbcx,	/* 0xDA00000SBC */		
353	SBCS	sbcsx,	/* 0xFA000000SBCS */		
354	Conditional compare (regis	tei /* Conditional compare (register)	*/		
355		ccmnw,	/* 0x3A40000CCMN */		
356	CCMN	ccmnx,	/* 0xBA40000CCMN */		
357	CCMP	ccmpw,	/* 0x7A40000CCMP */		
358	CCMP	ccmpx,	/* 0xFA400000CCMP */		
359	Conditional compare (imme	di /* Conditional compare (immediat	e) */		
360		ccmnimmw,	/* 0x3A400800CCMN	*/	
361	CCMN	ccmnimmx,		*/	
362		ccmpimmw,		*/	
363		ccmpimmx,	/* 0xFA400800CCMP	*/	
364		/* Conditional select */			
365		cselw,	/* 0x1A800000CSEL */		
366		csincw,	/* 0x1A800400CSINC */		
367		csinvw,	/* 0x5A800000CSINV */		
368		csnegw,	/* 0x5A800400CSNEG */	1	
369		cselx,	/* 0x9A800000CSEL */		
370		csincx,	/* 0x9A800400CSINC */		
371	CSINV	csinvx,	/* 0xDA800000CSINV */		
372		csnegx,	/* 0xDA800400CSNEG */		
373	,	/* Data-processing (3 source) */			
374		maddw,	/* 0x1B000000MADD */		
375	MADD	maddx,	/* 0x9B000000MADD */		

1 İ	in_use Opcode	//Opcode	BINARY OPCODE comments
376	SMADDL	smaddl,	/* 0x9B200000SMADDL */
377	UMADDL	umaddl,	/* 0x9BA00000UMADDL */
378	MSUB	msubw,	/* 0x1B008000MSUB */
379	MSUB	msubx,	/* 0x9B008000MSUB */
380	SMSUBL	smsubl,	/* 0x9B208000SMSUBL */
381	UMSUBL	umsubl,	/* 0x9BA08000UMSUBL */
382	SMULH	smulh,	/* 0x9B400000SMULH */
383	UMULH	umulh,	/* 0x9BC00000UMULH */
384	Data-processing (2 source)	/* Data-processing (2 source) */	
385	CRC32X	crc32x,	/* 0x9AC04C00CRC32X */
386	CRC32CX	crc32cx,	/* 0x9AC05C00CRC32CX */
387	CRC32B	crc32b,	/* 0x1AC04000CRC32B */
388	CRC32CB	crc32cb,	/* 0x1AC05000CRC32CB */
389	CRC32H	crc32h,	/* 0x1AC04400CRC32H */
390	CRC32CH	crc32ch,	/* 0x1AC05400CRC32CH */
391	CRC32W	crc32w,	/* 0x1AC04800CRC32W */
392	CRC32CW	crc32cw,	/* 0x1AC05800CRC32CW */
393	UDIV	udivw,	/* 0x1AC00800UDIV */
394	UDIV	udivx,	/* 0x9AC00800UDIV */
395	SDIV	sdivw,	/* 0x1AC00C00SDIV */
396	SDIV	sdivx,	/* 0x9AC00C00SDIV */
397	LSLV	Islvw,	/* 0x1AC02000LSLV */
398	LSLV	Islvx,	/* 0x9AC02000LSLV */
399	LSRV	Isrvw,	/* 0x1AC02400LSRV */
400	LSRV	Isrvx,	/* 0x9AC02400LSRV */
401	ASRV	asrvw,	/* 0x1AC02800ASRV */
402	ASRV	asrvx,	/* 0x9AC02800ASRV */
403	RORV	rorvw,	/* 0x1AC02C00RORV */
404	RORV	rorvx,	/* 0x9AC02C00RORV */
405	Data-processing (1 source)	/* Data-processing (1 source) */	
406	RBIT	rbitw,	/* 0x5AC00000RBIT */
407	RBIT	rbitx,	/* 0xDAC00000RBIT */
408	CLZ	clzw,	/* 0x5AC01000CLZ */
409	CLZ	clzx,	/* 0xDAC01000CLZ */
410	CLS	clsw,	/* 0x5AC01400CLS */
411	CLS	clsx,	/* 0xDAC01400CLS */
412	REV	revw,	/* 0x5AC00800REV */
413	REV	revx,	/* 0xDAC00C00REV */

```
Opcode
                                        //Opcode
                                                                                           BINARY
                                                                                                       OPCODE
    in use
                                                                                                                    comments
1
              REV16
                                         rev16w.
                                                                            /* 0xDAC00400REV16
414
              REV16
                                         rev16x.
                                                                           /* 0x5AC00400REV16
                                                                                                   */
415
              REV32
                                                                                                   */
416
                                         rev32.
                                                                           /* 0xDAC00800REV32
417 [[
        Data Processing - SIMD an /* Data Processing - SIMD and floating point */
418 II
           Floating-point<->fixed-point c /* Floating-point<->fixed-point conversions */
419 ||
              SCVTF
                                         //vscvtfscalar fixed point 32 bit to single precision,
                                                                                            /* 0x1E020000SCVTF
420 II
              UCVTF
                                        //vucvtfscalar_fixed_point_32_bit_to_single_precision,
                                                                                            /* 0x1E030000UCVTF
                                                                                                                    */
421 II
              FCVTZS
                                         //vfcvtzsscalar fixed point Single precision to 32 bit,
                                                                                            /* 0x1ED80000FCVTZS
422 II
              FCVTZU
                                                                                                                      */
                                         //vfcvtzuscalar fixed point Single precision to 32 bit,
                                                                                             /* 0x1ED90000FCVTZU
423 II
              SCVTF
                                         //vscvtfscalar fixed point 32 bit to double precision,
                                                                                             /* 0x1E020000SCVTF
424 II
              UCVTF
                                         //vucvtfscalar fixed point 32 bit to double precision,
                                                                                             /* 0x1E03000UCVTF
425 II
              FCVTZS
                                         //vfcvtzsscalar fixed point Double precision to 32 bit,
                                                                                             /* 0x1ED80000FCVTZS
426 II
              FCVTZU
                                                                                                                       */
                                         //vfcvtzuscalar fixed point Double precision to 32 bit,
                                                                                             /* 0x1ED90000FCVTZU
427 []
              SCVTF
                                         //vscvtfscalar fixed point 64 bit to single precision,
                                                                                            /* 0x9E020000SCVTF
428 II
              UCVTF
                                                                                                                    */
                                         //vucvtfscalar fixed point 64 bit to single precision,
                                                                                            /* 0x9E030000UCVTF
429 II
              FCVTZS
                                         //vfcvtzsscalar fixed point Single precision to 64 bit,
                                                                                            /* 0x9ED80000FCVTZS
430 //
              FCVTZU
                                         //vfcvtzuscalar fixed point Single precision to 64 bit,
                                                                                             /* 0x9ED90000FCVTZU
431 II
              SCVTF
                                         //vscvtfscalar fixed point 64 bit to double precision,
                                                                                             /* 0x9E020000SCVTF
432 II
              UCVTF
                                         //vucvtfscalar_fixed_point_64_bit_to_double_precision,
                                                                                             /* 0x9E03000UCVTF
433 //
              FCVTZS
                                         //vfcvtzsscalar fixed point Double precision to 64 bit, /* 0x9ED80000FCVTZS
434 //
              FCVTZU
                                         //vfcvtzuscalar fixed point Double precision to 64 bit, /* 0x9ED90000FCVTZU
                                                                                                                       */
435 |
           Floating-point conditional cor /* Floating-point conditional compare */
436 //
              FCCMP
                                                                                   /* 0x1E200400FCCMP
                                                                                                           */
                                         //vfccmpSingle precision,
437 //
              FCCMPE
                                         //vfccmpeSingle precision,
                                                                                    /* 0x1E200410FCCMPE
438 //
              FCCMP
                                         //vfccmpDouble precision,
                                                                                    /* 0x1E600400FCCMP
439 //
              FCCMPE
                                         //vfccmpeDouble precision,
                                                                                    /* 0x1E600410FCCMPE
440 //
           Floating-point data-processin /* Floating-point data-processing (2 source) */
441 //
              FMUL
                                                                                                            */
                                         //vfmulscalar Single precision,
                                                                                    /* 0x1E200800FMUL
442 II
              FDIV
                                                                                                          */
                                         //vfdivscalar Single precision,
                                                                                    /* 0x1E201800FDIV
443 //
              FADD
                                                                                                            */
                                         //vfaddscalar Single precision,
                                                                                     /* 0x1E202800FADD
444 II
              FSUB
                                                                                                            */
                                         //vfsubscalar Single precision,
                                                                                    /* 0x1E203800FSUB
445 //
              FMAX
                                         //vfmaxscalar Single precision,
                                                                                     /* 0x1E204800FMAX
                                                                                                            */
446 II
              FMIN
                                                                                                           */
                                         //vfminscalar Single precision,
                                                                                    /* 0x1E205800FMIN
447 ||
              FMAXNM
                                                                                                                */
                                         //vfmaxnmscalar Single precision,
                                                                                       /* 0x1E206800FMAXNM
```

1 in_u	se Opcode	//Opcode	BINARY OPCODE comments
448 <i> </i>	FMINNM	//vfminnmscalar_Single_precision,	/* 0x1E207800FMINNM */
449 <i> </i>	FNMUL	//vfnmulSingle_precision,	/* 0x1E208800FNMUL */
450 //	FMUL	//vfmulscalar_Double_precision,	/* 0x1E600800FMUL */
451 <i> </i>	FDIV	//vfdivscalar_Double_precision,	/* 0x1E601800FDIV */
452 	FADD	//vfaddscalar_Double_precision,	/* 0x1E602800FADD */
453 //	FSUB	//vfsubscalar_Double_precision,	/* 0x1E603800FSUB */
454 	FMAX	//vfmaxscalar_Double_precision,	/* 0x1E604800FMAX */
455 //	FMIN	//vfminscalar_Double_precision,	/* 0x1E605800FMIN */
456 //	FMAXNM	//vfmaxnmscalar_Double_precision,	/* 0x1E606800FMAXNM */
457 //	FMINNM	//vfminnmscalar_Double_precision,	/* 0x1E607800FMINNM */
458 //	FNMUL	//vfnmulDouble_precision,	/* 0x1E608800FNMUL */
459 //	Floating-point conditional se	•I /* Floating-point conditional select */	
460 //	FCSEL	//vfcselSingle_precision,	/* 0x1E200C00FCSEL */
461 //	FCSEL	//vfcselDouble_precision,	/* 0x1E600C00FCSEL */
462 //	Floating-point immediate	/* Floating-point immediate */	
463 <i> </i>	FMOV	//vfmovscalar_immediate_Single_precision,	/* 0x1E201000FMOV */
464 //	FMOV	//vfmovscalar_immediate_Double_precision	, /* 0x1E601000FMOV */
465 //	Floating-point compare	/* Floating-point compare */	
466 <i> </i>	FCMP	//vfcmpSingle_precision,	/* 0x1E202000FCMP */
467 //	FCMP	//vfcmpSingle_precision_zero,	/* 0x1E202008FCMP */
468 <i> </i>	FCMPE	//vfcmpeSingle_precision,	/* 0x1E202010FCMPE */
469 //	FCMPE	//vfcmpeSingle_precision_zero,	/* 0x1E202018FCMPE */
470 //	FCMP	//vfcmpDouble_precision,	/* 0x1E602000FCMP */
471 //	FCMP	//vfcmpDouble_precision_zero,	/* 0x1E602008FCMP */
472 	FCMPE	//vfcmpeDouble_precision,	/* 0x1E602010FCMPE */
473 //	FCMPE	//vfcmpeDouble_precision_zero,	/* 0x1E602018FCMPE */
474 	Floating-point data-process	n /* Floating-point data-processing (1 source)	*/
475 //	FMOV	//vfmovregister_Single_precision,	/* 0x1E204000FMOV */
476 //	FABS	//vfabsscalar_Single_precision,	/* 0x1E20C000FABS */
477 	FNEG	//vfnegscalar_Single_precision,	/* 0x1E214000FNEG */
478 //	FSQRT	//vfsqrtscalar_Single_precision,	/* 0x1E21C000FSQRT */
479 	FCVT	//vfcvtSingle_precision_to_double_precision	
480 //	FCVT	//vfcvtSingle_precision_to_half_precision,	/* 0x1E23C000FCVT */
481 //	FRINTN	//vfrintnscalar_Single_precision,	/* 0x1E244000FRINTN */

1 in_us	se Opcode	//Opcode	BINARY OPCODE comments
482 	FRINTP	//vfrintpscalar_Single_precision,	/* 0x1E24C000FRINTP */
483 //	FRINTM	//vfrintmscalar_Single_precision,	/* 0x1E254000FRINTM */
484 //	FRINTZ	//vfrintzscalar_Single_precision,	/* 0x1E25C000FRINTZ */
485 //	FRINTA	//vfrintascalar_Single_precision,	/* 0x1E264000FRINTA */
486 //	FRINTX	//vfrintxscalar_Single_precision,	/* 0x1E274000FRINTX */
487 //	FRINTI	//vfrintiscalar_Single_precision,	/* 0x1E27C000FRINTI */
488 //	FMOV	//vfmovregister_Double_precision,	/* 0x1E604000FMOV */
489 //	FABS	//vfabsscalar_Double_precision,	/* 0x1E60C000FABS */
490 //	FNEG	//vfnegscalar_Double_precision,	/* 0x1E614000FNEG */
491 //	FSQRT	//vfsqrtscalar_Double_precision,	/* 0x1E61C000FSQRT */
492 //	FCVT	//vfcvtDouble_precision_to_single_precision,	/* 0x1E624000FCVT */
493 <i> </i>	FCVT	//vfcvtDouble_precision_to_half_precision,	/* 0x1E63C000FCVT */
494 	FRINTN	//vfrintnscalar_Double_precision,	/* 0x1E644000FRINTN */
495 	FRINTP	//vfrintpscalar_Double_precision,	/* 0x1E64C000FRINTP */
496 //	FRINTM	//vfrintmscalar_Double_precision,	/* 0x1E654000FRINTM */
497 //	FRINTZ	//vfrintzscalar_Double_precision,	/* 0x1E65C000FRINTZ */
498 //	FRINTA	//vfrintascalar_Double_precision,	/* 0x1E664000FRINTA */
499 //	FRINTX	//vfrintxscalar_Double_precision,	/* 0x1E674000FRINTX */
₅₀₀ //	FRINTI	//vfrintiscalar_Double_precision,	/* 0x1E67C000FRINTI */
501 //	FCVT	//vfcvtHalf_precision_to_single_precision,	/* 0x1EE24000FCVT */
₅₀₂ //	FCVT	//vfcvtHalf_precision_to_double_precision,	/* 0x1EE2C000FCVT */
₅₀₃ //	Floating-point<->integer co	nv /* Floating-point<->integer conversions */	
504 //	FCVTNS	//vfcvtnsscalar_Single_precision_to_32_bit,	/* 0x1E200000FCVTNS */
505 //	FCVTNU	//vfcvtnuscalar_Single_precision_to_32_bit,	/* 0x1E210000FCVTNU */
506 //	SCVTF	//vscvtfscalar_integer_32_bit_to_single_preci-	
507 //	UCVTF	//vucvtfscalar_integer_32_bit_to_single_preci	
508 //	FCVTAS	//vfcvtasscalar_Single_precision_to_32_bit,	/* 0x1E240000FCVTAS */
509 //	FCVTAU	//vfcvtauscalar_Single_precision_to_32_bit,	/* 0x1E250000FCVTAU */
510 //	FMOV	//vfmovgeneral_Single_precision_to_32_bit,	/* 0x1E260000FMOV */
511 //	FMOV	//vfmovgeneral_32_bit_to_single_precision,	/* 0x1E270000FMOV */
512 //	FCVTPS	//vfcvtpsscalar_Single_precision_to_32_bit,	/* 0x1E280000FCVTPS */
513 //	FCVTPU	//vfcvtpuscalar_Single_precision_to_32_bit,	/* 0x1E290000FCVTPU */
514 //	FCVTMS	//vfcvtmsscalar_Single_precision_to_32_bit,	/* 0x1E300000FCVTMS */
515 //	FCVTMU	//vfcvtmuscalar_Single_precision_to_32_bit,	/* 0x1E310000FCVTMU */

1 in_use	Opcode	//Opcode	BINARY OPCODE comments
516 //	FCVTZS	//vfcvtzsscalar_integer_Single_precision_to_32_bit,	/* 0x1E380000FCVTZS */
517 //	FCVTZU	//vfcvtzuscalar_integer_Single_precision_to_32_bit,	/* 0x1E390000FCVTZU */
518 //	FCVTNS	//vfcvtnsscalar_Double_precision_to_32_bit,	/* 0x1E600000FCVTNS */
519 //	FCVTNU	//vfcvtnuscalar_Double_precision_to_32_bit,	/* 0x1E610000FCVTNU */
₅₂₀ //	SCVTF	//vscvtfscalar_integer_32_bit_to_double_precision,	/* 0x1E620000SCVTF */
521 //	UCVTF	//vucvtfscalar_integer_32_bit_to_double_precision,	/* 0x1E630000UCVTF */
522 //	FCVTAS	//vfcvtasscalar_Double_precision_to_32_bit,	/* 0x1E640000FCVTAS */
523 //	FCVTAU	//vfcvtauscalar_Double_precision_to_32_bit,	/* 0x1E650000FCVTAU */
524 //	FCVTPS	//vfcvtpsscalar_Double_precision_to_32_bit,	/* 0x1E680000FCVTPS */
525 //	FCVTPU	//vfcvtpuscalar_Double_precision_to_32_bit,	/* 0x1E690000FCVTPU */
526 //	FCVTMS	//vfcvtmsscalar_Double_precision_to_32_bit,	/* 0x1E700000FCVTMS */
527 //	FCVTMU	//vfcvtmuscalar_Double_precision_to_32_bit,	/* 0x1E710000FCVTMU */
528 //	FCVTZS	//vfcvtzsscalar_integer_Double_precision_to_32_bit,	/* 0x1E780000FCVTZS */
529 //	FCVTZU	//vfcvtzuscalar_integer_Double_precision_to_32_bit,	/* 0x1E790000FCVTZU */
530 //	FCVTNS	//vfcvtnsscalar_Single_precision_to_64_bit,	/* 0x9E200000FCVTNS */
531 //	FCVTNU	//vfcvtnuscalar_Single_precision_to_64_bit,	/* 0x9E210000FCVTNU */
532 //	SCVTF	//vscvtfscalar_integer_64_bit_to_single_precision,	/* 0x9E220000SCVTF */
533 //	UCVTF	//vucvtfscalar_integer_64_bit_to_single_precision,	/* 0x9E230000UCVTF */
534 //	FCVTAS	//vfcvtasscalar_Single_precision_to_64_bit,	/* 0x9E240000FCVTAS */
535 //	FCVTAU	//vfcvtauscalar_Single_precision_to_64_bit,	/* 0x9E250000FCVTAU */
536 //	FCVTPS	//vfcvtpsscalar_Single_precision_to_64_bit,	/* 0x9E280000FCVTPS */
537 //	FCVTPU	//vfcvtpuscalar_Single_precision_to_64_bit,	/* 0x9E290000FCVTPU */
538 //	FCVTMS	//vfcvtmsscalar_Single_precision_to_64_bit,	/* 0x9E300000FCVTMS */
539 //	FCVTMU	//vfcvtmuscalar_Single_precision_to_64_bit,	/* 0x9E310000FCVTMU */
540 //	FCVTZS	//vfcvtzsscalar_integer_Single_precision_to_64_bit,	/* 0x9E380000FCVTZS */
541 //	FCVTZU	//vfcvtzuscalar_integer_Single_precision_to_64_bit,	/* 0x9E390000FCVTZU */
542 	FCVTNS	//vfcvtnsscalar_Double_precision_to_64_bit,	/* 0x9E600000FCVTNS */
543 //	FCVTNU	//vfcvtnuscalar_Double_precision_to_64_bit,	/* 0x9E610000FCVTNU */
544 //	SCVTF	//vscvtfscalar_integer_64_bit_to_double_precision,	/* 0x9E620000SCVTF */
545 //	UCVTF	//vucvtfscalar_integer_64_bit_to_double_precision,	/* 0x9E630000UCVTF */
546 //	FCVTAS	//vfcvtasscalar_Double_precision_to_64_bit,	/* 0x9E640000FCVTAS */
547 //	FCVTAU	//vfcvtauscalar_Double_precision_to_64_bit,	/* 0x9E650000FCVTAU */
548 //	FMOV	//vfmovgeneral_Double_precision_to_64_bit,	/* 0x9E660000FMOV */
₅₄₉ //	FMOV	//vfmovgeneral_64_bit_to_double_precision,	/* 0x9E670000FMOV */

1 in_u	ise Opcode	//Opcode	BINARY OPCODE comments
550 //	FCVTPS	//vfcvtpsscalar_Double_precision_to_64_bit,	/* 0x9E680000FCVTPS */
551 //	FCVTPU	//vfcvtpuscalar_Double_precision_to_64_bit,	/* 0x9E690000FCVTPU */
552 //	FCVTMS	//vfcvtmsscalar_Double_precision_to_64_bit,	/* 0x9E700000FCVTMS */
553 //	FCVTMU	//vfcvtmuscalar_Double_precision_to_64_bit,	/* 0x9E710000FCVTMU */
554 //	FCVTZS	//vfcvtzsscalar_integer_Double_precision_to_64_bi	t, /* 0x9E780000FCVTZS */
555 //	FCVTZU	//vfcvtzuscalar_integer_Double_precision_to_64_bi	it, /* 0x9E790000FCVTZU */
556 //	FMOV	//vfmovgeneral_Top_half_of_128_bit_to_64_bit,	/* 0x9EAE0000FMOV */
557 //	FMOV	//vfmovgeneral_64_bit_to_top_half_of_128_bit,	/* 0x9EAF0000FMOV */
558 //	Floating-point data-processi	n /* Floating-point data-processing (3 source) */	
559 //	FMADD	//vfmaddSingle_precision, /* 0x	1F00000FMADD */
560 //	FMSUB	//vfmsubSingle_precision, /* 0x	1F008000FMSUB */
561 //	FNMADD	//vfnmaddSingle_precision, /* 02	x1F200000FNMADD */
562 //	FNMSUB	//vfnmsubSingle_precision, /* 0x	<1F208000FNMSUB */
₅₆₃ //	FMADD	//vfmaddDouble_precision, /* 0	x1F400000FMADD */
564 //	FMSUB	//vfmsubDouble_precision, /* 02	x1F408000FMSUB */
565 //	FNMADD	//vfnmaddDouble_precision, /* 0)x1F600000FNMADD */
566 <i>II</i>	FNMSUB	//vfnmsubDouble_precision, /* 0)x1F608000FNMSUB */
567 //	AdvSIMD scalar three same	/* AdvSIMD scalar three same */	
568 <i>II</i>	SQADD	//vsqaddScalar, /* 0x5E2	00C00SQADD */
569 //	SQSUB	//vsqsubScalar, /* 0x5E2	02C00SQSUB */
570 //	CMGT	//vcmgtregister_Scalar, /* 0x5	E203400CMGT */
571 //	CMGE	//vcmgeregister_Scalar, /* 0x5	5E203C00CMGE */
572 	SSHL	//vsshlScalar, /* 0x5E20	4400SSHL */
573 	SQSHL	//vsqshlregister_Scalar, /* 0x5l	E204C00SQSHL */
574 	SRSHL	//vsrshlScalar, /* 0x5E20	5400SRSHL */
575 	SQRSHL	//vsqrshlScalar, /* 0x5E20	05C00SQRSHL */
576 //	ADD	//vaddvector_Scalar, /* 0x5E	E208400ADD */
577 	CMTST	//vcmtstScalar, /* 0x5E20	08C00CMTST */
578 //	SQDMULH	//vsqdmulhvector_Scalar, /* 0x	:5E20B400SQDMULH */
579 //	FMULX	//vfmulxScalar, /* 0x5E20	DDC00FMULX */
₅₈₀ //	FCMEQ	//vfcmeqregister_Scalar, /* 0x5	5E20E400FCMEQ */
581 //	FRECPS	//vfrecpsScalar, /* 0x5E20	DFC00FRECPS */
582 //	FRSQRTS	//vfrsqrtsScalar, /* 0x5EA0	FC00FRSQRTS */
583 //	UQADD	//vuqaddScalar, /* 0x7E2	:00C00UQADD */

1 in_ u	_use Opcode	//Opcode	BINARY OPCODE comments
₅₈₄ //	UQSUB	//vuqsubScalar,	/* 0x7E202C00UQSUB */
585 //	СМНІ	//vcmhiregister_Scalar,	/* 0x7E203400CMHI */
586 //	CMHS	//vcmhsregister_Scalar,	/* 0x7E203C00CMHS */
587 //	USHL	//vushlScalar,	/* 0x7E204400USHL */
₅₈₈ //	UQSHL	//vuqshlregister_Scalar,	/* 0x7E204C00UQSHL */
589 //	URSHL	//vurshlScalar,	/* 0x7E205400URSHL */
590 //	UQRSHL	//vuqrshlScalar,	/* 0x7E205C00UQRSHL */
591 //	SUB	//vsubvector_Scalar,	/* 0x7E208400SUB */
592 //	CMEQ	//vcmeqregister_Scalar,	/* 0x7E208C00CMEQ */
593 //	SQRDMULH	//vsqrdmulhvector_Scalar,	/* 0x7E20B400SQRDMULH */
594 //	FCMGE	//vfcmgeregister_Scalar,	/* 0x7E20E400FCMGE */
595 //	FACGE	//vfacgeScalar,	/* 0x7E20EC00FACGE
596 //	FABD	//vfabdScalar,	/* 0x7EA0D400FABD */
597 //	FCMGT	//vfcmgtregister_Scalar,	/* 0x7EA0E400FCMGT */
598 //	FACGT	//vfacgtScalar,	/* 0x7EA0EC00FACGT */
599 //	AdvSIMD scalar three differ	er /* AdvSIMD scalar three different */	
600 //	SQDMLAL	//vsqdmlalvector_Scalar,	/* 0x5E209000SQDMLAL writes to low half of the dest. register 8
601 //	SQDMLAL2	//vsqdmlal2vector_Scalar,	/* 0x5E209000SQDMLAL2 writes to high half of the dest. register
602 //	SQDMLSL	//vsqdmlslvector_Scalar,	/* 0x5E20B000SQDMLSL writes to low half of the dest. register 8
603 //	SQDMLSL2	//vsqdmlsl2vector_Scalar,	/* 0x5E20B000SQDMLSL2 writes to high half of the dest. register
604 //	SQDMULL	//vsqdmullvector_Scalar,	/* 0x5E20D000SQDMULL writes to low half of the dest. register {
605 //	SQDMULL2	//vsqdmull2vector_Scalar,	/* 0x5E20D000SQDMULL2 writes to high half of the dest. registe
606 <i> </i>	AdvSIMD scalar two-reg mis	sc /* AdvSIMD scalar two-reg misc */	
607 //	SUQADD	//vsuqaddScalar,	/* 0x5E203800SUQADD */
608 //	SQABS	//vsqabsScalar,	/* 0x5E207800SQABS */
609 //	CMGT	//vcmgtzero_Scalar,	/* 0x5E208800CMGT */
610 <i> </i>	CMEQ	//vcmeqzero_Scalar,	/* 0x5E209800CMEQ */
611 <i> </i>	CMLT	//vcmltzero_Scalar,	/* 0x5E20A800CMLT */
612 //	ABS	//vabsScalar,	/* 0x5E20B800ABS */
613 <i> </i>	SQXTN	//vsqxtnScalar,	/* 0x5E214800SQXTN writes to low half of the dest. register & clear
614 //	SQXTN2	//vsqxtn2Scalar,	/* 0x5E214800SQXTN2 writes to high half of the dest. register & do
615 //	FCVTNS	//vfcvtnsvector_Scalar,	/* 0x5E21A800FCVTNS */
616 //	FCVTMS	//vfcvtmsvector_Scalar,	/* 0x5E21B800FCVTMS */
617 //	FCVTAS	//vfcvtasvector_Scalar,	/* 0x5E21C800FCVTAS */

1 in_u	se Opcode	//Opcode	BINARY OPCODE comments
618 //	SCVTF	//vscvtfvector_integer_Scalar,	/* 0x5E21D800SCVTF */
619 <i> </i>	FCMGT	//vfcmgtzero_Scalar,	/* 0x5EA0C800FCMGT */
620 <i> </i>	FCMEQ	//vfcmeqzero_Scalar,	/* 0x5EA0D800FCMEQ */
621 <i> </i>	FCMLT	//vfcmltzero_Scalar,	/* 0x5EA0E800FCMLT */
622 <i> </i>	FCVTPS	//vfcvtpsvector_Scalar,	/* 0x5EA1A800FCVTPS */
623 <i> </i>	FCVTZS	//vfcvtzsvector_integer_Scalar,	/* 0x5EA1B800FCVTZS */
624 <i> </i>	FRECPE	//vfrecpeScalar,	/* 0x5EA1D800FRECPE */
625 //	FRECPX	//frecpx,	/* 0x5EA1F800FRECPX */
626 <i>11</i>	USQADD	//vusqaddScalar,	/* 0x7E203800USQADD */
627 	SQNEG	//vsqnegScalar,	/* 0x7E207800SQNEG */
628 <i>11</i>	CMGE	//vcmgezero_Scalar,	/* 0x7E208800CMGE */
629 <i>11</i>	CMLE	//vcmlezero_Scalar,	/* 0x7E209800CMLE */
630 <i> </i>	NEG	//vnegvector_Scalar,	/* 0x7E20B800NEG */
631 //	SQXTUN	//vsqxtunScalar,	/* 0x7E212800SQXTUN writes to low half of the dest. register & clea
632 //	SQXTUN2	//vsqxtun2Scalar,	/* 0x7E212800SQXTUN2 writes to high half of the dest. register & d
633 <i>II</i>	UQXTN	//vuqxtnScalar,	/* 0x7E214800UQXTN writes to low half of the dest. register & clear
634 <i> </i>	UQXTN2	//vuqxtn2Scalar,	/* 0x7E214800UQXTN2 writes to high half of the dest. register & do
635 //	FCVTXN	//vfcvtxnScalar,	/* 0x7E216800FCVTXN writes to low half of the dest. register & clear
636 <i>II</i>	FCVTXN2	//vfcvtxn2Scalar,	/* 0x7E216800FCVTXN2 writes to high half of the dest. register & do
637 //	FCVTNU	//vfcvtnuvector_Scalar,	/* 0x7E21A800FCVTNU */
638 <i>II</i>	FCVTMU	//vfcvtmuvector_Scalar,	/* 0x7E21B800FCVTMU */
639 <i>II</i>	FCVTAU	//vfcvtauvector_Scalar,	/* 0x7E21C800FCVTAU */
640 <i>II</i>	UCVTF	//vucvtfvector_integer_Scalar,	/* 0x7E21D800UCVTF */
641 //	FCMGE	//vfcmgezero_Scalar,	/* 0x7EA0C800FCMGE */
642 	FCMLE	//vfcmlezero_Scalar,	/* 0x7EA0D800FCMLE */
643 <i> </i>	FCVTPU	//vfcvtpuvector_Scalar,	/* 0x7EA1A800FCVTPU */
644 <i> </i>	FCVTZU	//vfcvtzuvector_integer_Scalar,	/* 0x7EA1B800FCVTZU */
645 //	FRSQRTE	//vfrsqrteScalar,	/* 0x7EA1D800FRSQRTE */
646 <i> </i>	AdvSIMD scalar pairwise	/* AdvSIMD scalar pairwise */	
647 	ADDP	//addpscalar,	/* 0x5E31B800ADDP */
648 <i> </i>	FMAXNMP	//fmaxnmpscalar,	/* 0x7E30C800FMAXNMP */
649 <i> </i>	FADDP	//faddpscalar,	/* 0x7E30D800FADDP */
650 //	FMAXP	//fmaxpscalar,	/* 0x7E30F800FMAXP */
651 //	FMINNMP	//fminnmpscalar,	/* 0x7EB0C800FMINNMP */

1 in_u	se Opcode	//Opcode	BINARY OPCODE comments
652 //	FMINP	//fminpscalar,	/* 0x7EB0F800FMINP */
653 //	AdvSIMD scalar copy	/* AdvSIMD scalar copy */	
654 //	DUP	//vdupelement_Scalar,	/* 0x5E000400DUP */
655 //	AdvSIMD scalar x indexed e	le /* AdvSIMD scalar x indexed element *	1
656 //	SQDMLAL	//vsqdmlalby_element_Scalar,	/* 0x5F003000SQDMLAL */
657 //	SQDMLAL2	//vsqdmlal2by_element_Scalar,	/* 0x5F003000SQDMLAL2 */
658 <i>II</i>	SQDMLSL	//vsqdmlslby_element_Scalar,	/* 0x5F007000SQDMLSL */
659 //	SQDMLSL2	//vsqdmlsl2by_element_Scalar,	/* 0x5F007000SQDMLSL2 */
660 <i>II</i>	SQDMULL	//vsqdmullby_element_Scalar,	/* 0x5F00B000SQDMULL */
661 //	SQDMULL2	//vsqdmull2by_element_Scalar,	/* 0x5F00B000SQDMULL2 */
662 //	SQDMULH	//vsqdmulhby_element_Scalar,	/* 0x5F00C000SQDMULH */
663 <i>II</i>	SQRDMULH	//vsqrdmulhby_element_Scalar,	/* 0x5F00D000SQRDMULH */
664 //	FMLA	//vfmlaby_element_Scalar,	/* 0x5F801000FMLA */
665 //	FMLS	//vfmlsby_element_Scalar,	/* 0x5F805000FMLS */
666 <i>II</i>	FMUL	//vfmulby_element_Scalar,	/* 0x5F809000FMUL */
667 //	FMULX	//vfmulxby_element_Scalar,	/* 0x7F809000FMULX */
668 <i>II</i>	AdvSIMD scalar shift by imn	ո ւ /* AdvSIMD scalar shift by immediate */	
669 //	SSHR	//vsshrScalar,	/* 0x5F000400SSHR immh != 0000 */
670 //	SSRA	//vssraScalar,	/* 0x5F001400SSRA immh != 0000 */
671 //	SRSHR	//vsrshrScalar,	/* 0x5F002400SRSHR immh != 0000 */
672 	SRSRA	//vsrsraScalar,	/* 0x5F003400SRSRA immh != 0000 */
673 //	SHL	//vshlScalar,	/* 0x5F005400SHL immh != 0000 */
674 //	SQSHL	//vsqshlimmediate_Scalar,	/* 0x5F007400SQSHL immh != 0000 */
675 //	SQSHRN	//vsqshrnScalar,	/* 0x5F009400SQSHRN immh != 0000 */
676 //	SQSHRN2	//vsqshrn2Scalar,	/* 0x5F009400SQSHRN2 immh != 0000 */
677 //	SQRSHRN	//vsqrshrnScalar,	/* 0x5F009C00SQRSHRN immh != 0000 */
678 //	SQRSHRN2	//vsqrshrn2Scalar,	/* 0x5F009C00SQRSHRN2 immh != 0000 */
679 //	SCVTF	//vscvtfvector_fixed_point_Scalar,	/* 0x5F00E400SCVTF immh != 0000 */
680 <i> </i>	FCVTZS	//vfcvtzsvector_fixed_point_Scalar,	/* 0x5F00FC00FCVTZS immh != 0000 */
681 //	USHR	//vushrScalar,	/* 0x7F000400USHR immh != 0000 */
682 //	USRA	//vusraScalar,	/* 0x7F001400USRA immh != 0000 */
683 <i> </i>	URSHR	//vurshrScalar,	/* 0x7F002400URSHR immh != 0000 */
684 //	URSRA	//vursraScalar,	/* 0x7F003400URSRA immh != 0000 */
685 //	SRI	//vsriScalar,	/* 0x7F004400SRI immh != 0000 */

1 in_u	ise Opcode	//Opcode	BINARY OPCODE comments
686 <i>II</i>	SLI	//vsliScalar,	/* 0x7F005400SLI immh != 0000 */
687 //	SQSHLU	//vsqshluScalar,	/* 0x7F006400SQSHLU immh != 0000 */
688 <i>II</i>	UQSHL	//vuqshlimmediate_Scalar,	/* 0x7F007400UQSHL immh != 0000 */
689 <i> </i>	SQSHRUN	//vsqshrunScalar,	/* 0x7F008400SQSHRUN immh != 0000 */
690 <i> </i>	SQSHRUN2	//vsqshrun2Scalar,	/* 0x7F008400SQSHRUN2 immh != 0000 */
691 //	SQRSHRUN	//vsqrshrunScalar,	/* 0x7F008C00SQRSHRUN immh != 0000 */
692 //	SQRSHRUN2	//vsqrshrun2Scalar,	/* 0x7F008C00SQRSHRUN2 immh != 0000 */
693 <i> </i>	UQSHRN	//vuqshrnScalar,	/* 0x7F009400UQSHRN immh != 0000 */
694 //	UQRSHRN	//vuqrshrnScalar,	/* 0x7F009C00UQRSHRN immh != 0000 */
695 //	UQRSHRN2	//vuqrshrn2Scalar,	/* 0x7F009C00UQRSHRN2 immh != 0000 */
696 <i>11</i>	UCVTF	//vucvtfvector_fixed_point_Scalar,	/* 0x7F00E400UCVTF immh != 0000 */
697 //	FCVTZU	//vfcvtzuvector_fixed_point_Scalar,	/* 0x7F00FC00FCVTZU immh != 0000 */
698 <i>11</i>	Crypto three-reg SHA	/* Crypto three-reg SHA */	
699 <i> </i>	SHA1C	//sha1c,	/* 0x5E000000SHA1C */
700 //	SHA1P	//sha1p,	/* 0x5E001000SHA1P */
701 //	SHA1M	//sha1m,	/* 0x5E002000SHA1M */
702 //	SHA1SU0	//sha1su0,	/* 0x5E003000SHA1SU0 */
703 //	SHA256H	//sha256h,	/* 0x5E004000SHA256H */
704 //	SHA256H2	//sha256h2,	/* 0x5E005000SHA256H2 */
705 //	SHA256SU1	//sha256su1,	/* 0x5E006000SHA256SU1 */
706 //	Crypto two-reg SHA	/* Crypto two-reg SHA */	
707 //	SHA1H	//sha1h,	/* 0x5E280800SHA1H */
708 //	SHA1SU1	//sha1su1,	/* 0x5E281800SHA1SU1 */
709 //	SHA256SU0	//sha256su0,	/* 0x5E282800SHA256SU0 */
710 //	Crypto AES	/* Crypto AES */	
711 //	AESE	//aese,	/* 0x4E284800AESE */
712 	AESD	//aesd,	/* 0x4E285800AESD */
713 //	AESMC	//aesmc,	/* 0x4E286800AESMC */
714 	AESIMC	//aesimc,	/* 0x4E287800AESIMC */
715 //	AdvSIMD three same	/* AdvSIMD three same */	
716 //	SHADD	//shadd,	/* 0x0E200400SHADD */
717 //	SQADD	//vsqaddVector,	/* 0x0E200C00SQADD */
718 //	SRHADD	//srhadd,	/* 0x0E201400SRHADD */
719 //	SHSUB	//shsub,	/* 0x0E202400SHSUB */

1 in_use	Opcode	//Opcode	BINARY OPCODE comments
720 //	SQSUB	//vsqsubVector,	/* 0x0E202C00SQSUB */
721 //	CMGT	//vcmgtregister_Vector,	/* 0x0E203400CMGT */
722 	CMGE	//vcmgeregister_Vector,	/* 0x0E203C00CMGE */
723 	SSHL Vector	//sshl vector,	/* 0x0E204400SSHL Vecto */
724 	SQSHL	//vsqshlregister_Vector,	/* 0x0E204C00SQSHL */
725 	SRSHL	//vsrshIVector,	/* 0x0E205400SRSHL */
726 //	SQRSHL	//vsqrshIVector,	/* 0x0E205C00SQRSHL */
727 	SMAX	//smax,	/* 0x0E206400SMAX */
728 //	SMIN	//smin,	/* 0x0E206C00SMIN */
729 //	SABD	//sabd,	/* 0x0E207400SABD */
730 //	SABA	//saba,	/* 0x0E207C00SABA */
731 //	ADD	//vaddvector_Vector,	/* 0x0E208400ADD */
732 	CMTST	//vcmtstVector,	/* 0x0E208C00CMTST */
733 //	MLA	//mlavector,	/* 0x0E209400MLA */
734 //	MUL	//mulvector,	/* 0x0E209C00MUL */
735 //	SMAXP	//smaxp,	/* 0x0E20A400SMAXP */
736 //	SMINP	//sminp,	/* 0x0E20AC00SMINP */
737 	SQDMULH	//vsqdmulhvector_Vector,	/* 0x0E20B400SQDMULH */
738 //	ADDP	//addpvector,	/* 0x0E20BC00ADDP
739 //	FMAXNM	//fmaxnmvector,	/* 0x0E20C400FMAXNM */
740 //	FMLA	//fmlavector,	/* 0x0E20CC00FMLA */
741 //	FADD	//faddvector,	/* 0x0E20D400FADD */
742 	FMULX	//vfmulxVector,	/* 0x0E20DC00FMULX */
743 //	FCMEQ	//vfcmeqregister_Vector,	/* 0x0E20E400FCMEQ */
744 	FMAX	//fmaxvector,	/* 0x0E20F400FMAX */
745 //	FRECPS	//vfrecpsVector,	/* 0x0E20FC00FRECPS */
746 //	AND	//andvector,	/* 0x0E201C00AND */
747 	BIC	//bicvector_register,	/* 0x0E601C00BIC */
748 	FMINNM	//fminnmvector,	/* 0x0EA0C400FMINNM */
749 //	FMLS	//fmlsvector,	/* 0x0EA0CC00FMLS */
750 //	FSUB	//fsubvector,	/* 0x0EA0D400FSUB */
751 //	FMIN	//fminvector,	/* 0x0EA0F400FMIN */
752 //	FRSQRTS	//vfrsqrtsVector,	/* 0x0EA0FC00FRSQRTS */
753 //	ORR	//orrvector_register,	/* 0x0EA01C00ORR */

1 in_use	Opcode	//Opcode	BINARY OPCODE comments
754 //	ORN	//ornvector,	/* 0x0EE01C00ORN */
755 //	UHADD	//uhadd,	/* 0x2E200400UHADD */
756 //	UQADD	//vuqaddVector,	/* 0x2E200C00UQADD */
757 //	URHADD	//urhadd,	/* 0x2E201400URHADD */
758 //	UHSUB	//uhsub,	/* 0x2E202400UHSUB */
759 //	UQSUB	//vuqsubVector,	/* 0x2E202C00UQSUB */
760 //	CMHI	//vcmhiregister_Vector,	/* 0x2E203400CMHI */
761 //	CMHS	//vcmhsregister_Vector,	/* 0x2E203C00CMHS */
762 //	USHL	//vushIVector,	/* 0x2E204400USHL */
763 //	UQSHL	//vuqshlregister_Vector,	/* 0x2E204C00UQSHL */
764 //	URSHL	//vurshIVector,	/* 0x2E205400URSHL */
765 //	UQRSHL	//vuqrshlVector,	/* 0x2E205C00UQRSHL */
766 //	UMAX	//umax,	/* 0x2E206400UMAX */
767 //	UMIN	//umin,	/* 0x2E206C00UMIN */
768 //	UABD	//uabd,	/* 0x2E207400UABD */
769 //	UABA	//uaba,	/* 0x2E207C00UABA */
770 //	SUB	//vsubvector_Vector,	/* 0x2E208400SUB */
771 //	CMEQ	//vcmeqregister_Vector,	/* 0x2E208C00CMEQ */
772 	MLS	//mlsvector,	/* 0x2E209400MLS */
773 	PMUL	//pmul,	/* 0x2E209C00PMUL
774 	UMAXP	//umaxp,	/* 0x2E20A400UMAXP */
775 //	UMINP	//uminp,	/* 0x2E20AC00UMINP */
776 //	SQRDMULH	//vsqrdmulhvector_Vector,	/* 0x2E20B400SQRDMULH */
777 	FMAXNMP	//fmaxnmpvector,	/* 0x2E20C400FMAXNMP */
778 //	FADDP	//faddpvector,	/* 0x2E20D400FADDP */
779 //	FMUL	//fmulvector,	/* 0x2E20DC00FMUL */
₇₈₀ //	FCMGE	//vfcmgeregister_Vector,	/* 0x2E20E400FCMGE */
781 //	FACGE	//vfacgeVector,	/* 0x2E20EC00FACGE */
₇₈₂ //	FMAXP	//fmaxpvector,	/* 0x2E20F400FMAXP */
783 //	FDIV	//fdivvector,	/* 0x2E20FC00FDIV */
784 	EOR	//eorvector,	/* 0x2E201C00EOR */
₇₈₅ //	BSL	//bsl,	/* 0x2E601C00BSL */
786 //	FMINNMP	//fminnmpvector,	/* 0x2EA0C400FMINNMP */
787 //	FABD	//vfabdVector,	/* 0x2EA0D400FABD */

1 in_use	Opcode	//Opcode	BINARY OPCODE comments
788 //	FCMGT	//vfcmgtregister_Vector,	/* 0x2EA0E400FCMGT */
789 //	FACGT	//vfacgtVector,	/* 0x2EA0EC00FACGT */
790 //	FMINP	//fminpvector,	/* 0x2EA0F400FMINP */
791 //	BIT	//bit,	/* 0x2EA01C00BIT
792 //	BIF	//bif,	/* 0x2EE01C00BIF */
	AdvSIMD three different	/* AdvSIMD three different */	
794 //	SADDL	//saddl,	/* 0x0E200000SADDL writes to low half of the dest. register & clears th
795 //	SADDL2	//saddl2,	/* 0x4E200000SADDL2 writes to high half of the dest. register & don't t
796 //	SADDW	//saddw,	/* 0x0E201000SADDW writes to low half of the dest. register & clears
797 //	SADDW2	//saddw2,	/* 0x4E201000SADDW2 writes to high half of the dest. register & don'
798 //	SSUBL	//ssubl,	/* 0x0E202000SSUBL writes to low half of the dest. register & clears th
799 //	SSUBL2	//ssubl2,	/* 0x4E202000SSUBL2 writes to high half of the dest. register & don't to
800 <i> </i>	SSUBW	//ssubw,	/* 0x0E203000SSUBW writes to low half of the dest. register & clears
801 <i> </i>	SSUBW2	//ssubw2,	/* 0x4E203000SSUBW2 writes to high half of the dest. register & don't
802 //	ADDHN	//addhn,	/* 0x0E204000ADDHN writes to low half of the dest. register & clears to
803 <i> </i>	ADDHN2	//addhn2,	/* 0x4E204000ADDHN2 writes to high half of the dest. register & don't
804 //	SABAL	//sabal,	/* 0x0E205000SABAL writes to low half of the dest. register & clears th
805 //	SABAL2	//sabal2,	/* 0x4E205000SABAL2 writes to high half of the dest. register & don't to
806 //	SUBHN	//subhn,	/* 0x0E206000SUBHN writes to low half of the dest. register & clears t
807 //	SUBHN2	//subhn2,	/* 0x4E206000SUBHN2 writes to high half of the dest. register & don't
808 <i> </i>	SABDL	//sabdl,	/* 0x0E207000SABDL writes to low half of the dest. register & clears th
809 <i> </i>	SABDL2	//sabdl2,	/* 0x4E207000SABDL2 writes to high half of the dest. register & don't to
810 <i> </i>	SMLAL	//smlalvector,	/* 0x0E208000SMLAL writes to low half of the dest. register & clears
811 //	SMLAL2	//smlal2vector,	/* 0x4E208000SMLAL2 writes to high half of the dest. register & don'
812 //	SQDMLAL	//vsqdmlalvector_Vector,	/* 0x0E209000SQDMLAL writes to low half of the dest. register 8
813 //	SQDMLAL2	//vsqdmlal2vector_Vector,	/* 0x4E209000SQDMLAL2 writes to high half of the dest. register
814 <i> </i>	SMLSL	//smlslvector,	/* 0x0E20A000SMLSL writes to low half of the dest. register & clears
815 <i> </i>	SMLSL2	//smlsl2vector,	/* 0x4E20A000SMLSL2 writes to high half of the dest. register & don'
816 <i> </i>	SQDMLSL	//vsqdmlslvector_Vector,	/* 0x0E20B000SQDMLSL writes to low half of the dest. register &
817 //	SQDMLSL2	//vsqdmlsl2vector_Vector,	/* 0x4E20B000SQDMLSL2 writes to high half of the dest. registe
818 <i> </i>	SMULL	//smullvector,	/* 0x0E20C000SMULL writes to low half of the dest. register & clears
819 //	SMULL2	//smull2vector,	/* 0x4E20C000SMULL2 writes to high half of the dest. register & don
820 //	SQDMULL	//vsqdmullvector_Vector,	/* 0x0E20D000SQDMULL writes to low half of the dest. register {
821 //	SQDMULL2	//vsqdmull2vector_Vector,	/* 0x4E20D000SQDMULL2 writes to high half of the dest. registe

1 in_use	e Opcode	//Opcode	BINARY OPCODE comments
822 	PMULL	//pmull,	/* 0x0E20E000PMULL writes to low half of the dest. register & clears the
823 //	PMULL2	//pmull2,	/* 0x4E20E000PMULL2 writes to high half of the dest. register & don't t
824 	UADDL	//uaddl,	/* 0x2E200000UADDL writes to low half of the dest. register & clears the
825 //	UADDL2	//uaddl2,	/* 0x6E200000UADDL2 writes to high half of the dest. register & don't t
826 //	UADDW	//uaddw,	/* 0x2E201000UADDW writes to low half of the dest. register & clears
827 	UADDW2	//uaddw2,	/* 0x6E201000UADDW2 writes to high half of the dest. register & don'
828 //	USUBL	//usubl,	/* 0x2E202000USUBL writes to low half of the dest. register & clears th
829 //	USUBL2	//usubl2,	/* 0x6E202000USUBL2 writes to high half of the dest. register & don't to
830 <i> </i>	USUBW	//usubw,	/* 0x2E203000USUBW writes to low half of the dest. register & clears
831 //	USUBW2	//usubw2,	/* 0x6E203000USUBW2 writes to high half of the dest. register & don'
832 //	RADDHN	//raddhn,	/* 0x2E204000RADDHN writes to low half of the dest. register & clears
833 <i> </i>	RADDHN2	//raddhn2,	/* 0x6E204000RADDHN2 writes to high half of the dest. register & don
834 //	UABAL	//uabal,	/* 0x2E205000UABAL writes to low half of the dest. register & clears th
835 //	UABAL2	//uabal2,	/* 0x6E205000UABAL2 writes to high half of the dest. register & don't to
836 <i>II</i>	RSUBHN	//rsubhn,	/* 0x2E206000RSUBHN writes to low half of the dest. register & clears
837 //	RSUBHN2	//rsubhn2,	/* 0x6E206000RSUBHN2 writes to high half of the dest. register & don'
838 <i> </i>	UABDL	//uabdl,	/* 0x2E207000UABDL writes to low half of the dest. register & clears th
839 //	UABDL2	//uabdl2,	/* 0x6E207000UABDL2 writes to high half of the dest. register & don't t
840 //	UMLAL	//umlalvector,	/* 0x2E208000UMLAL writes to low half of the dest. register & clears
841 //	UMLAL2	//umlal2vector,	/* 0x6E208000UMLAL2 writes to high half of the dest. register & don
842 //	UMLSL	//umlslvector,	/* 0x2E20A000UMLSL writes to low half of the dest. register & clears
843 //	UMLSL2	//umlsl2vector,	/* 0x6E20A000UMLSL2 writes to high half of the dest. register & don
844 //	UMULL	//umullvector,	/* 0x2E20C000UMULL writes to low half of the dest. register & clears
845 //	UMULL2	//umull2vector,	/* 0x6E20C000UMULL2 writes to high half of the dest. register & dor
	AdvSIMD two-reg misc	/* AdvSIMD two-reg misc */	
847 //	REV64	//rev64,	/* 0x0E200800REV64 */
848 //	REV16	//rev16vector,	/* 0x0E201800REV16 */
849 //	SADDLP	//saddlp,	/* 0x0E202800SADDLP */
850 //	SUQADD	//vsuqaddVector,	/* 0x0E203800SUQADD */
851 //	CLS	//clsvector,	/* 0x0E204800CLS */
852 //	CNT	//cnt,	/* 0x0E205800CNT */
853 //	SADALP	//sadalp,	/* 0x0E206800SADALP */
854 //	SQABS	//vsqabsVector,	/* 0x0E207800SQABS */
855 <i>II</i>	CMGT	//vcmgtzero_Vector,	/* 0x0E208800CMGT */

1 in_use	Opcode	//Opcode	BINARY OPCODE comments
856 <i> </i>	CMEQ	//vcmeqzero_Vector,	/* 0x0E209800CMEQ */
857 //	CMLT	//vcmltzero_Vector,	/* 0x0E20A800CMLT */
858 <i> </i>	ABS	//vabsVector,	/* 0x0E20B800ABS */
859 //	XTN	//xtn,	/* 0x0E212800XTN */
860 <i>II</i>	XTN2	//xtn2,	/* 0x0E212800XTN2 */
861 //	SQXTN	//vsqxtnVector,	/* 0x0E214800SQXTN */
862 //	SQXTN2	//vsqxtn2Vector,	/* 0x0E214800SQXTN2 */
863 <i>II</i>	FCVTN	//fcvtn,	/* 0x0E216800FCVTN */
864 <i> </i>	FCVTN2	//fcvtn2,	/* 0x0E216800FCVTN2 */
865 //	FCVTL	//fcvtl,	/* 0x0E217800FCVTL */
866 <i>II</i>	FCVTL2	//fcvtl2,	/* 0x0E217800FCVTL2 */
867 //	FRINTN	//frintnvector,	/* 0x0E218800FRINTN */
868 <i>II</i>	FRINTM	//frintmvector,	/* 0x0E219800FRINTM */
869 <i> </i>	FCVTNS	//vfcvtnsvector_Vector,	/* 0x0E21A800FCVTNS */
870 //	FCVTMS	//vfcvtmsvector_Vector,	/* 0x0E21B800FCVTMS */
871 //	FCVTAS	//vfcvtasvector_Vector,	/* 0x0E21C800FCVTAS */
872 //	SCVTF	//vscvtfvector_integer_Vector,	/* 0x0E21D800SCVTF */
873 //	FCMGT	//vfcmgtzero_Vector,	/* 0x0EA0C800FCMGT */
874 //	FCMEQ	//vfcmeqzero_Vector,	/* 0x0EA0D800FCMEQ */
875 //	FCMLT	//vfcmltzero_Vector,	/* 0x0EA0E800FCMLT */
876 //	FABS	//fabsvector,	/* 0x0EA0F800FABS */
877 //	FRINTP	//frintpvector,	/* 0x0EA18800FRINTP */
878 //	FRINTZ	//frintzvector,	/* 0x0EA19800FRINTZ */
879 //	FCVTPS	//vfcvtpsvector_Vector,	/* 0x0EA1A800FCVTPS */
880 <i> </i>	FCVTZS	//vfcvtzsvector_integer_Vector,	/* 0x0EA1B800FCVTZS */
881 //	URECPE	//urecpe,	/* 0x0EA1C800URECPE */
882 //	FRECPE	//vfrecpeVector,	/* 0x0EA1D800FRECPE */
883 <i> </i>	REV32	//rev32vector,	/* 0x2E200800REV32 */
884 //	UADDLP	//uaddlp,	/* 0x2E202800UADDLP */
885 <i> </i>	USQADD	//vusqaddVector,	/* 0x2E203800USQADD */
886 <i> </i>	CLZ	//clzvector,	/* 0x2E204800CLZ */
887 //	UADALP	//uadalp,	/* 0x2E206800UADALP */
888 <i>II</i>	SQNEG	//vsqnegVector,	/* 0x2E207800SQNEG */
889 <i>II</i>	CMGE	//vcmgezero_Vector,	/* 0x2E208800CMGE */

1 in_ u	use Opcode	//Opcode	BINARY OPCODE comments
890 //	CMLE	//vcmlezero_Vector,	/* 0x2E209800CMLE */
891 //	NEG	//vnegvector_Vector,	/* 0x2E20B800NEG */
892 <i> </i>	SQXTUN	//vsqxtunVector,	/* 0x2E212800SQXTUN */
893 //	SQXTUN2	//vsqxtun2Vector,	/* 0x2E212800SQXTUN2 */
894 //	SHLL	//shll,	/* 0x2E213800SHLL */
895 //	SHLL2	//shll2,	/* 0x2E213800SHLL2 */
896 <i>II</i>	UQXTN	//vuqxtnVector,	/* 0x2E214800UQXTN */
897 //	UQXTN2	//vuqxtn2Vector,	/* 0x2E214800UQXTN2 */
898 <i> </i>	FCVTXN	//vfcvtxnVector,	/* 0x2E216800FCVTXN */
899 <i> </i>	FCVTXN2	//vfcvtxn2Vector,	/* 0x2E216800FCVTXN2 */
900 //	FRINTA	//frintavector,	/* 0x2E218800FRINTA */
901 //	FRINTX	//frintxvector,	/* 0x2E219800FRINTX */
902 //	FCVTNU	//vfcvtnuvector_Vector,	/* 0x2E21A800FCVTNU */
903 //	FCVTMU	//vfcvtmuvector_Vector,	/* 0x2E21B800FCVTMU */
904 //	FCVTAU	//vfcvtauvector_Vector,	/* 0x2E21C800FCVTAU */
905 //	UCVTF	//vucvtfvector_integer_Vector,	/* 0x2E21D800UCVTF */
906 //	NOT	//not,	/* 0x2E205800NOT */
907 //	RBIT	//rbitvector,	/* 0x2E605800RBIT */
908 //	FCMGE	//vfcmgezero_Vector,	/* 0x2EA0C800FCMGE */
909 //	FCMLE	//vfcmlezero_Vector,	/* 0x2EA0D800FCMLE */
910 <i> </i>	FNEG	//fnegvector,	/* 0x2EA0F800FNEG */
911 //	FRINTI	//frintivector,	/* 0x2EA19800FRINTI */
912 //	FCVTPU	//vfcvtpuvector_Vector,	/* 0x2EA1A800FCVTPU */
913 //	FCVTZU	//vfcvtzuvector_integer_Vector,	/* 0x2EA1B800FCVTZU */
914 //	URSQRTE	//ursqrte,	/* 0x2EA1C800URSQRTE */
915 //	FRSQRTE	//vfrsqrteVector,	/* 0x2EA1D800FRSQRTE */
916 <i> </i>	FSQRT	//fsqrtvector,	/* 0x2EA1F800FSQRT */
917 //	AdvSIMD across lanes	/* AdvSIMD across lanes */	
918 <i> </i>	SADDLV	//saddlv,	/* 0x0E303800SADDLV */
919 <i> </i>	SMAXV	//smaxv,	/* 0x0E30A800SMAXV */
920 //	SMINV	//sminv,	/* 0x0E31A800SMINV */
921 <i> </i>	ADDV	//addv,	/* 0x0E31B800ADDV */
922 //	UADDLV	//uaddlv,	/* 0x2E303800UADDLV */
923 <i>II</i>	UMAXV	//umaxv,	/* 0x2E30A800UMAXV */

1 in_u	ise Opcode	//Opcode	BINARY OPCODE comments
924 //	UMINV	//uminv,	/* 0x2E31A800UMINV */
925 //	FMAXNMV	//fmaxnmv,	/* 0x2E30C800FMAXNMV */
926 //	FMAXV	//fmaxv,	/* 0x2E30F800FMAXV */
927 //	FMINNMV	//fminnmv,	/* 0x2EB0C800FMINNMV */
928 <i> </i>	FMINV	//fminv,	/* 0x2EB0F800FMINV */
929 <i> </i>	AdvSIMD copy	/* AdvSIMD copy */	
930 //	DUP	//vdupelement_Vector,	/* 0x0E000400DUP */
931 <i> </i>	DUP	//dupgeneral,	/* 0x0E000C00DUP
932 //	SMOV	//vsmov32_bit,	/* 0x0E002C00SMOV */
933 <i> </i>	UMOV	//vumov32_bit,	/* 0x0E003C00UMOV */
934 //	INS	//insgeneral,	/* 0x4E001C00INS */
935 //	SMOV	//vsmov64_bit,	/* 0x4E002C00SMOV */
936 <i>II</i>	UMOV	//vumov64_bit,	/* 0x4E003C00UMOV */
937 //	INS	//inselement,	/* 0x6E000400INS */
938 <i>II</i>	AdvSIMD vector x indexed	ele /* AdvSIMD vector x indexed eleme	nt */
939 //	SMLAL	//smlalby_element,	/* 0x0F002000SMLAL */
940 //	SMLAL2	//smlal2by_element,	/* 0x0F002000SMLAL2 */
941 //	SQDMLAL	//vsqdmlalby_element_Vector,	/* 0x0F003000SQDMLAL */
942 //	SQDMLAL2	//vsqdmlal2by_element_Vector,	/* 0x0F003000SQDMLAL2 */
943 //	SMLSL	//smlslby_element,	/* 0x0F006000SMLSL */
944 //	SMLSL2	//smlsl2by_element,	/* 0x0F006000SMLSL2 */
945 //	SQDMLSL	//vsqdmlslby_element_Vector,	/* 0x0F007000SQDMLSL */
946 //	SQDMLSL2	//vsqdmlsl2by_element_Vector,	/* 0x0F007000SQDMLSL2 */
947 //	MUL	//mulby_element,	/* 0x0F008000MUL */
948 //	SMULL	//smullby_element,	/* 0x0F00A000SMULL */
949 //	SMULL2	//smull2by_element,	/* 0x0F00A000SMULL2 */
950 //	SQDMULL	//vsqdmullby_element_Vector,	/* 0x0F00B000SQDMULL */
951 //	SQDMULL2	//vsqdmull2by_element_Vector,	/* 0x0F00B000SQDMULL2 */
952 //	SQDMULH	//vsqdmulhby_element_Vector,	/* 0x0F00C000SQDMULH */
953 //	SQRDMULH	//vsqrdmulhby_element_Vector,	/* 0x0F00D000SQRDMULH */
954 //	FMLA	//vfmlaby_element_Vector,	/* 0x0F801000FMLA */
955 //	FMLS	//vfmlsby_element_Vector,	/* 0x0F805000FMLS */
956 //	FMUL	//vfmulby_element_Vector,	/* 0x0F809000FMUL */
957 //	MLA	//mlaby_element,	/* 0x2F000000MLA */

1 in_u	use	Opcode	//Opcode	BINARY OPCODE comments
958 //		UMLAL	//umlalby_element,	/* 0x2F002000UMLAL */
959 <i> </i>		UMLAL2	//umlal2by_element,	/* 0x2F002000UMLAL2 */
960 //		MLS	//mlsby_element,	/* 0x2F004000MLS */
961 //		UMLSL	//umlslby_element,	/* 0x2F006000UMLSL */
962 //		UMLSL2	//umlsl2by_element,	/* 0x2F006000UMLSL2 */
963 <i>II</i>		UMULL	//umullby_element,	/* 0x2F00A000UMULL */
964 //		UMULL2	//umull2by_element,	/* 0x2F00A000UMULL2 */
965 //		FMULX	//vfmulxby_element_Vector,	/* 0x2F809000FMULX */
966 //	Ad	vSIMD modified immediate	*/* AdvSIMD modified immediate */	
967 //		MOVI	//vmovi32_bit_shifted_immediate,	/* 0x0F000400MOVI */
968 //		ORR	//vorrvector_immediate_32_bit,	/* 0x0F001400ORR */
969 //		MOVI	//vmovi16_bit_shifted_immediate,	/* 0x0F008400MOVI */
970 //		ORR	//vorrvector_immediate_16_bit,	/* 0x0F009400ORR */
971 //		MOVI	//vmovi32_bit_shifting_ones,	/* 0x0F00C400MOVI */
972 //		MOVI	//vmovi8_bit,	/* 0x0F00E400MOVI */
973 //		FMOV	//vfmovvector_immediate_Single_pre	cision, /* 0x0F00F400FMOV */
974 //		MVNI	//vmvni32_bit_shifted_immediate,	/* 0x2F000400MVNI */
975 //		BIC	//vbicvector_immediate_32_bit,	/* 0x2F001400BIC */
976 //		MVNI	//vmvni16_bit_shifted_immediate,	/* 0x2F008400MVNI */
977 //		BIC	//vbicvector_immediate_16_bit,	/* 0x2F009400BIC */
978 //		MVNI	//vmvni32_bit_shifting_ones,	/* 0x2F00C400MVNI */
979 //		MOVI	//vmovi64_bit_scalar,	/* 0x2F00E400MOVI */
980 //		MOVI	//vmovi64_bit_vector,	/* 0x6F00E400MOVI */
981 //		FMOV	//vfmovvector_immediate_Double_pre	ecision, /* 0x6F00F400FMOV */
982 //	Ad	vSIMD shift by immediate	/* AdvSIMD shift by immediate */	
983 <i>II</i>		SSHR	//vsshrVector,	/* 0x0F000400SSHR */
984 //		SSRA	//vssraVector,	/* 0x0F001400SSRA */
985 //		SRSHR	//vsrshrVector,	/* 0x0F002400SRSHR */
986 <i>II</i>		SRSRA	//vsrsraVector,	/* 0x0F003400SRSRA */
987 //		SHL	//vshlVector,	/* 0x0F005400SHL */
988 <i>II</i>		SQSHL	//vsqshlimmediate_Vector,	/* 0x0F007400SQSHL */
989 <i> </i>		SHRN	//shrn,	/* 0x0F008400SHRN */
990 //		SHRN2	//shrn2,	/* 0x0F008400SHRN2 */
991 //		RSHRN	//rshrn,	/* 0x0F008C00RSHRN */

1 in_use	Opcode	//Opcode	BINARY OPCODE comments
992 //	RSHRN2	//rshrn2,	/* 0x0F008C00RSHRN2 */
993 //	SQSHRN	//vsqshrnVector,	/* 0x0F009400SQSHRN */
994 //	SQSHRN2	//vsqshrn2Vector,	/* 0x0F009400SQSHRN2 */
995 //	SQRSHRN	//vsqrshrnVector,	/* 0x0F009C00SQRSHRN */
996 //	SQRSHRN2	//vsqrshrn2Vector,	/* 0x0F009C00SQRSHRN2 */
997 //	SSHLL	//sshll,	/* 0x0F00A400SSHLL */
998 //	SSHLL2	//sshll2,	/* 0x0F00A400SSHLL2 */
999 //	SCVTF	//vscvtfvector_fixed_point_Vector,	/* 0x0F00E400SCVTF */
1000 //	FCVTZS	//vfcvtzsvector_fixed_point_Vector,	/* 0x0F00FC00FCVTZS */
1001	USHR	//vushrVector,	/* 0x2F000400USHR */
1002 //	USRA	//vusraVector,	/* 0x2F001400USRA */
1003 //	URSHR	//vurshrVector,	/* 0x2F002400URSHR */
1004 //	URSRA	//vursraVector,	/* 0x2F003400URSRA */
1005 //	SRI	//vsriVector,	/* 0x2F004400SRI */
1006 //	SLI	//vsliVector,	/* 0x2F005400SLI */
1007 //	SQSHLU	//vsqshluVector,	/* 0x2F006400SQSHLU */
1008 //	UQSHL	//vuqshlimmediate_Vector,	/* 0x2F007400UQSHL */
1009 //	SQSHRUN	//vsqshrunVector,	/* 0x2F008400SQSHRUN */
101(//	SQSHRUN2	//vsqshrun2Vector,	/* 0x2F008400SQSHRUN2 */
1011 //	SQRSHRUN	//vsqrshrunVector,	/* 0x2F008C00SQRSHRUN */
1012 //	SQRSHRUN2	//vsqrshrun2Vector,	/* 0x2F008C00SQRSHRUN2 */
1018 //	UQSHRN	//vuqshrnVector,	/* 0x2F009400UQSHRN */
1014 //	UQRSHRN	//vuqrshrnVector,	/* 0x2F009C00UQRSHRN */
1015 //	UQRSHRN2	//vuqrshrn2Vector,	/* 0x2F009C00UQRSHRN2 */
1016 //	USHLL	//ushll,	/* 0x2F00A400USHLL */
1017 //	USHLL2	//ushll2,	/* 0x2F00A400USHLL2 */
1018 //	UCVTF	//vucvtfvector_fixed_point_Vector,	/* 0x2F00E400UCVTF */
1019 //	FCVTZU	//vfcvtzuvector_fixed_point_Vector,	/* 0x2F00FC00FCVTZU */
	dvSIMD TBL/TBX	/* AdvSIMD TBL/TBX */	
1021 //	TBL	//vtblSingle_register_table,	/* 0x0E000000TBL */
1022 //	TBX	//vtbxSingle_register_table,	/* 0x0E001000TBX */
1028 //	TBL	//vtblTwo_register_table,	/* 0x0E002000TBL */
1024 //	TBX	//vtbxTwo_register_table,	/* 0x0E003000TBX */
102ŧ //	TBL	//vtblThree_register_table,	/* 0x0E004000TBL */

```
Opcode
                                          //Opcode
                                                                                                           OPCODE
    in use
                                                                                               BINARY
                                                                                                                         comments
102€ //
               TBX
                                          //vtbxThree register table,
                                                                                      /* 0x0E005000TBX
                                                                                                             */
1027 //
               TBL
                                          //vtblFour register table,
                                                                                     /* 0x0E006000TBL
                                                                                                            */
1028 //
               TBX
                                          //vtbxFour register table,
                                                                                      /* 0x0E007000TBX
                                                                                                            */
1029
           AdvSIMD ZIP/UZP/TRN
                                          /* AdvSIMD ZIP/UZP/TRN */
1030 //
               UZP1
                                                                                                       */
                                          //uzp1,
                                                                               /* 0x0E001800UZP1
1031
               TRN1
                                                                                                      */
                                          //trn1,
                                                                              /* 0x0E002800TRN1
1032 //
               ZIP1
                                                                                                     */
                                          //zip1,
                                                                              /* 0x0E003800ZIP1
1033 //
               UZP2
                                          //uzp2,
                                                                               /* 0x0E005800UZP2
                                                                                                       */
1034 //
               TRN2
                                                                                                      */
                                          //trn2,
                                                                              /* 0x0E006800TRN2
1035 //
               ZIP2
                                                                                                     */
                                                                              /* 0x0E007800ZIP2
                                          //zip2,
1036 //
           AdvSIMD EXT
                                          /* AdvSIMD EXT */
1037 //
               FXT
                                                                              /* 0x2E000000EXT
                                                                                                     */
                                          //ext.
        Loads and stores
103E //
                                          /* Loads and stores */
1039
           AdvSIMD load/store multiple: /* AdvSIMD load/store multiple structures */
104( //
               ST4
                                                                                         /* 0x0C00000ST4
                                                                                                                */
                                          //vst4multiple_structures_No_offset,
1041||
               ST1
                                          //vst1multiple structures Four registers,
                                                                                                                  */
                                                                                           /* 0x0C002000ST1
1042 //
               ST3
                                          //vst3multiple structures No offset,
                                                                                         /* 0x0C004000ST3
                                                                                                                 */
1043 //
               ST1
                                          //vst1multiple structures Three registers,
                                                                                            /* 0x0C006000ST1
                                                                                                                   */
1044 //
               ST1
                                          //vst1multiple structures One register,
                                                                                           /* 0x0C007000ST1
                                                                                                                  */
1045 //
               ST2
                                          //vst2multiple structures No offset,
                                                                                         /* 0x0C008000ST2
                                                                                                                 */
1046 //
               ST1
                                                                                           /* 0x0C00A000ST1
                                                                                                                  */
                                          //vst1multiple structures Two registers,
1047 //
                                                                                                                 */
               LD4
                                          //vld4multiple structures No offset,
                                                                                         /* 0x0C400000LD4
1048 //
               LD1
                                          //vld1multiple structures Four registers,
                                                                                           /* 0x0C402000LD1
                                                                                                                  */
1049
               LD3
                                                                                                                 */
                                          //vld3multiple structures No offset,
                                                                                         /* 0x0C404000LD3
105( //
               LD1
                                                                                                                   */
                                          //vld1multiple structures Three registers,
                                                                                            /* 0x0C406000LD1
1051
                                          //vld1multiple structures One register,
                                                                                           /* 0x0C407000LD1
                                                                                                                  */
               LD1
1052 //
               LD2
                                                                                         /* 0x0C408000LD2
                                                                                                                 */
                                          //vld2multiple structures No offset,
1053 //
                                          //vld1multiple structures Two registers,
                                                                                                                  */
               LD1
                                                                                           /* 0x0C40A000LD1
1054 //
           AdvSIMD load/store multiple: /* AdvSIMD load/store multiple structures (post-indexed) */
1055 //
               ST4
                                                                                           /* 0x0C800000ST4
                                                                                                                  Rm != 11111 */
                                          //vst4multiple structures Register offset,
1056 //
               ST1
                                          //vst1multiple structures Four registers register offset, /* 0x0C802000ST1
                                                                                                                       Rm!= 11111 */
1057 //
               ST3
                                          //vst3multiple_structures_Register_offset,
                                                                                           /* 0x0C804000ST3
                                                                                                                  Rm != 11111 */
1058 //
               ST1
                                          //vst1multiple structures Three registers register offset,/* 0x0C806000ST1
                                                                                                                       Rm!= 11111 */
1059 //
               ST1
                                          //vst1multiple_structures_One_register_register_offset, /* 0x0C807000ST1
                                                                                                                      Rm!= 11111 */
```

1 in_u	se Opcode	//Opcode	BINARY OPCODE comments
106(//	ST2	//vst2multiple_structures_Register_of	ffset, /* 0x0C808000ST2 Rm != 11111 */
1061 //	ST1	//vst1multiple_structures_Two_registe	ers_register_offset, /* 0x0C80A000ST1 Rm != 11111 */
1062 //	ST4	//vst4multiple_structures_Immediate_	_offset, /* 0x0C9F0000ST4 */
1063 🖊	ST1	//vst1multiple_structures_Four_regist	ters_immediate_offset,/* 0x0C9F2000ST1 */
1064 //	ST3	//vst3multiple_structures_Immediate_	_offset, /* 0x0C9F4000ST3 */
106ŧ //	ST1	//vst1multiple_structures_Three_regis	sters_immediate_offset/* 0x0C9F6000ST1 */
106€ //	ST1	//vst1multiple_structures_One_registe	er_immediate_offset, /* 0x0C9F7000ST1 */
1067 //	ST2	//vst2multiple_structures_Immediate_	_offset,
1068 //	ST1	//vst1multiple_structures_Two_registe	ers_immediate_offset, /* 0x0C9FA000ST1
1069 //	LD4	//vld4multiple_structures_Register_of	ffset, /* 0x0CC00000LD4 Rm != 11111 */
107(//	LD1	//vld1multiple_structures_Four_regist	ters_register_offset, /* 0x0CC02000LD1 Rm != 11111 */
1071 //	LD3	//vld3multiple_structures_Register_of	ffset, /* 0x0CC04000LD3 Rm != 11111 */
1072	LD1	//vld1multiple_structures_Three_regis	sters_register_offset,/* 0x0CC06000LD1 Rm != 11111 */
1073 //	LD1	//vld1multiple_structures_One_registe	er_register_offset, /* 0x0CC07000LD1 Rm != 11111 */
₁₀₇ ₄ //	LD2	//vld2multiple_structures_Register_of	
107ŧ //	LD1	//vld1multiple_structures_Two_registe	ers_register_offset, /* 0x0CC0A000LD1 Rm != 11111 */
1076 //	LD4	//vld4multiple_structures_Immediate_	
1077 //	LD1	. – – -	ters_immediate_offset,/* 0x0CDF2000LD1
1078 //	LD3	//vld3multiple_structures_Immediate_	
107§ //	LD1	. – – – -	sters_immediate_offset/* 0x0CDF6000LD1
108(//	LD1	. – – – -	er_immediate_offset, /* 0x0CDF7000LD1 */
1081 //	LD2	//vld2multiple_structures_Immediate_	
1082 //	LD1		ers_immediate_offset, /* 0x0CDFA000LD1
1085 //		ore single str /* AdvSIMD load/store single structur	
1084 //	ST1	//vst1single_structure_8_bit,	/* 0x0D000000ST1 */
1085	ST3	//vst3single_structure_8_bit,	/* 0x0D002000ST3 */
1086 //	ST1	//vst1single_structure_16_bit,	/* 0x0D004000ST1 */
1087 //	ST3	//vst3single_structure_16_bit,	/* 0x0D006000ST3 */
1088	ST1	//vst1single_structure_32_bit,	/* 0x0D008000ST1 */
1089 //	ST1	//vst1single_structure_64_bit,	/* 0x0D008400ST1 */
109(//	ST3	//vst3single_structure_32_bit,	/* 0x0D00A000ST3 */
1091 //	ST3	//vst3single_structure_64_bit,	/* 0x0D00A400ST3 */
1092 //	ST2	//vst2single_structure_8_bit,	/* 0x0D200000ST2 */
1093 //	ST4	//vst4single_structure_8_bit,	/* 0x0D202000ST4 */

1 in_use	Opcode	//Opcode	BINARY	OPCOD	E comments
1094 //	ST2	//vst2single_structure_16_bit,	/* 0x0D204000ST2	*/	
1095 //	ST4	//vst4single_structure_16_bit,	/* 0x0D206000ST4	*/	
109€ //	ST2	//vst2single_structure_32_bit,	/* 0x0D208000ST2	*/	
1097 //	ST2	//vst2single_structure_64_bit,	/* 0x0D208400ST2	*/	
1098 //	ST4	//vst4single_structure_32_bit,	/* 0x0D20A000ST4	*/	
1099 //	ST4	//vst4single_structure_64_bit,	/* 0x0D20A400ST4	*/	
110(//	LD1	//vld1single_structure_8_bit,	/* 0x0D400000LD1	*/	
1101 //	LD3	//vld3single_structure_8_bit,	/* 0x0D402000LD3	*/	
1102 //	LD1	//vld1single_structure_16_bit,	/* 0x0D404000LD1	*/	
1103 //	LD3	//vld3single_structure_16_bit,	/* 0x0D406000LD3	*/	
1104 //	LD1	//vld1single_structure_32_bit,	/* 0x0D408000LD1	*/	
1105 //	LD1	//vld1single_structure_64_bit,	/* 0x0D408400LD1	*/	
1106 //	LD3	//vld3single_structure_32_bit,	/* 0x0D40A000LD3	*/	
1107 //	LD3	//vld3single_structure_64_bit,	/* 0x0D40A400LD3	*/	
1108 //	LD1R	//vld1rNo_offset,	/* 0x0D40C000LD1R	*/	
1109 //	LD3R	//vld3rNo_offset,	/* 0x0D40E000LD3R	*/	
111(<i> </i>	LD2	//vld2single_structure_8_bit,	/* 0x0D600000LD2	*/	
1111//	LD4	//vld4single_structure_8_bit,	/* 0x0D602000LD4	*/	
1112 <i> </i>	LD2	//vld2single_structure_16_bit,	/* 0x0D604000LD2	*/	
1118 <i> </i>	LD4	//vld4single_structure_16_bit,	/* 0x0D606000LD4	*/	
1114 <i> </i>	LD2	//vld2single_structure_32_bit,	/* 0x0D608000LD2	*/	
1115 //	LD2	//vld2single_structure_64_bit,	/* 0x0D608400LD2	*/	
1116 //	LD4	//vld4single_structure_32_bit,	/* 0x0D60A000LD4	*/	
1117 //	LD4	//vld4single_structure_64_bit,	/* 0x0D60A400LD4	*/	
1118 //	LD2R	//vld2rNo_offset,		*/	
1119 //	LD4R	//vld4rNo_offset,		*/	
	•	tı /* AdvSIMD load/store single structure	,		
1121//	ST1	//vst1single_structure_8_bit_register_c			n != 11111 */
1122 //	ST3	//vst3single_structure_8_bit_register_c			n!= 11111 */
1128 //	ST1	//vst1single_structure_16_bit_register_			m != 11111 */
1124 //	ST3	//vst3single_structure_16_bit_register_			m != 11111 */
1125 //	ST1	//vst1single_structure_32_bit_register_			m != 11111 */
1126 //	ST1	//vst1single_structure_64_bit_register_			m != 11111 */
1127 //	ST3	//vst3single_structure_32_bit_register_	_offset, /* 0x0D80A000	ST3 Ri	m != 11111 */

1 in_use	Opcode	//Opcode	BINARY OPC	ODE comments
1128 //	ST3	//vst3single_structure_64_bit_register_offset,	/* 0x0D80A400ST3	Rm != 11111 */
1129 //	ST1	//vst1single_structure_8_bit_immediate_offset,	/* 0x0D9F0000ST1	*/
113(//	ST3	//vst3single_structure_8_bit_immediate_offset,	/* 0x0D9F2000ST3	*/
1131 //	ST1	//vst1single_structure_16_bit_immediate_offset,	/* 0x0D9F4000ST1	*/
1132 //	ST3	//vst3single_structure_16_bit_immediate_offset,	/* 0x0D9F6000ST3	*/
1138 //	ST1	//vst1single_structure_32_bit_immediate_offset,	/* 0x0D9F8000ST1	*/
1134 //	ST1	//vst1single_structure_64_bit_immediate_offset,	/* 0x0D9F8400ST1	*/
113ŧ //	ST3	//vst3single_structure_32_bit_immediate_offset,	/* 0x0D9FA000ST3	*/
113€ //	ST3	//vst3single_structure_64_bit_immediate_offset,	/* 0x0D9FA400ST3	*/
1137 //	ST2	//vst2single_structure_8_bit_register_offset,	/* 0x0DA00000ST2	Rm != 11111 */
1138 //	ST4	//vst4single_structure_8_bit_register_offset,	/* 0x0DA02000ST4	Rm != 11111 */
1139 //	ST2	//vst2single_structure_16_bit_register_offset,	/* 0x0DA04000ST2	Rm != 11111 */
114(//	ST4	//vst4single_structure_16_bit_register_offset,	/* 0x0DA06000ST4	Rm != 11111 */
1141 <i> </i>	ST2	//vst2single_structure_32_bit_register_offset,	/* 0x0DA08000ST2	Rm != 11111 */
1142 //	ST2	//vst2single_structure_64_bit_register_offset,	/* 0x0DA08400ST2	Rm != 11111 */
1148 //	ST4	//vst4single_structure_32_bit_register_offset,	/* 0x0DA0A000ST4	Rm != 11111 */
1144 //	ST4	//vst4single_structure_64_bit_register_offset,	/* 0x0DA0A400ST4	Rm != 11111 */
1145 //	ST2	//vst2single_structure_8_bit_immediate_offset,	/* 0x0DBF0000ST2	*/
114€ //	ST4	//vst4single_structure_8_bit_immediate_offset,	/* 0x0DBF2000ST4	*/
1147 //	ST2	//vst2single_structure_16_bit_immediate_offset,	/* 0x0DBF4000ST2	*/
1148 //	ST4	//vst4single_structure_16_bit_immediate_offset,	/* 0x0DBF6000ST4	*/
1149 //	ST2	//vst2single_structure_32_bit_immediate_offset,	/* 0x0DBF8000ST2	*/
115(//	ST2	//vst2single_structure_64_bit_immediate_offset,	/* 0x0DBF8400ST2	*/
1151 //	ST4	//vst4single_structure_32_bit_immediate_offset,	/* 0x0DBFA000ST4	*/
1152 //	ST4	//vst4single_structure_64_bit_immediate_offset,	/* 0x0DBFA400ST4	*/
1153 //	LD1	//vld1single_structure_8_bit_register_offset,	/* 0x0DC00000LD1	Rm != 11111 */
1154 //	LD3	//vld3single_structure_8_bit_register_offset,	/* 0x0DC02000LD3	Rm != 11111 */
115ŧ //	LD1	//vld1single_structure_16_bit_register_offset,	/* 0x0DC04000LD1	Rm != 11111 */
1156 //	LD3	//vld3single_structure_16_bit_register_offset,	/* 0x0DC06000LD3	Rm != 11111 */
1157 //	LD1	//vld1single_structure_32_bit_register_offset,	/* 0x0DC08000LD1	Rm != 11111 */
1158 //	LD1	//vld1single_structure_64_bit_register_offset,	/* 0x0DC08400LD1	Rm != 11111 */
1159 //	LD3	//vld3single_structure_32_bit_register_offset,	/* 0x0DC0A000LD3	Rm != 11111 */
116(//	LD3	//vld3single_structure_64_bit_register_offset,	/* 0x0DC0A400LD3	Rm != 11111 */
1161 <i> </i>	LD1R	//vld1rRegister_offset, /* 0x0D)C0C000LD1R Rm !=	= 11111 */

1 in_use	Opcode	//Opcode	BINARY OPCODE comments
1162 //	LD3R	//vld3rRegister_offset, /* 0x0E	0C0E000LD3R Rm != 11111 */
1168 //	LD1	//vld1single_structure_8_bit_immediate_offset,	/* 0x0DDF0000LD1 */
1164 //	LD3	//vld3single_structure_8_bit_immediate_offset,	/* 0x0DDF2000LD3 */
116ŧ //	LD1	//vld1single_structure_16_bit_immediate_offset,	/* 0x0DDF4000LD1 */
1166 //	LD3	//vld3single_structure_16_bit_immediate_offset,	/* 0x0DDF6000LD3 */
1167 //	LD1	//vld1single_structure_32_bit_immediate_offset,	/* 0x0DDF8000LD1 */
1168 //	LD1	//vld1single_structure_64_bit_immediate_offset,	/* 0x0DDF8400LD1 */
1169 //	LD3	//vld3single_structure_32_bit_immediate_offset,	/* 0x0DDFA000LD3 */
117(//	LD3	//vld3single_structure_64_bit_immediate_offset,	/* 0x0DDFA400LD3 */
1171 <i> </i>	LD1R	//vld1rlmmediate_offset, /* 0x0	DDFC000LD1R */
1172 //	LD3R	//vld3rlmmediate_offset, /* 0x0	DDDFE000LD3R */
1178 //	LD2	//vld2single_structure_8_bit_register_offset,	/* 0x0DE00000LD2 Rm != 11111 */
1174 //	LD4	//vld4single_structure_8_bit_register_offset,	/* 0x0DE02000LD4 Rm != 11111 */
1175 //	LD2	//vld2single_structure_16_bit_register_offset,	/* 0x0DE04000LD2 Rm != 11111 */
1176 //	LD4	//vld4single_structure_16_bit_register_offset,	/* 0x0DE06000LD4 Rm != 11111 */
1177 //	LD2	//vld2single_structure_32_bit_register_offset,	/* 0x0DE08000LD2 Rm != 11111 */
1178 //	LD2	//vld2single_structure_64_bit_register_offset,	/* 0x0DE08400LD2 Rm != 11111 */
117§ //	LD4	//vld4single_structure_32_bit_register_offset,	/* 0x0DE0A000LD4 Rm != 11111 */
118(//	LD4	//vld4single_structure_64_bit_register_offset,	/* 0x0DE0A400LD4 Rm != 11111 */
1181 //	LD2R	//vld2rRegister_offset, /* 0x0E	DE0C000LD2R Rm != 11111 */
1182 //	LD4R	//vld4rRegister_offset, /* 0x0E	DE0E000LD4R Rm != 11111 */
1183 //	LD2	//vld2single_structure_8_bit_immediate_offset,	/* 0x0DFF0000LD2 */
1184 //	LD4	//vld4single_structure_8_bit_immediate_offset,	/* 0x0DFF2000LD4 */
1185 //	LD2	//vld2single_structure_16_bit_immediate_offset,	/* 0x0DFF4000LD2 */
1186 //	LD4	//vld4single_structure_16_bit_immediate_offset,	/* 0x0DFF6000LD4 */
1187 //	LD2	//vld2single_structure_32_bit_immediate_offset,	/* 0x0DFF8000LD2 */
1188 //	LD2	//vld2single_structure_64_bit_immediate_offset,	/* 0x0DFF8400LD2 */
1189 //	LD4	//vld4single_structure_32_bit_immediate_offset,	/* 0x0DFFA000LD4 */
119(//	LD4	//vld4single_structure_64_bit_immediate_offset,	/* 0x0DFFA400LD4 */
1191 //	LD2R	//vld2rlmmediate_offset, /* 0x0	DFFC000LD2R */
1192 <i> </i>	LD4R	//vld4rlmmediate_offset, /* 0x0	DFFE000LD4R */

```
in use Opcode
                                      //BINARY Opcode Opcodecomments
1
       UNALLOCATED
                                      /* UNALLOCATED */
2
             BAD
                                      0x00000000,/* BAD
                                                           badinvalid operation */
3
       Branch, exception generation /* Branch, exception generation and system Instruction */
4
          Compare Branch (immediate) */
5
             CB7
                                      0x34000000./* CBZ
                                                           cbzw */
6
             CBNZ
                                                            cbnzw */
7
                                      0x35000000,/* CBNZ
             CBZ
                                                           cbzx */
8
                                      0xB4000000,/* CBZ
             CBNZ
                                      0xB5000000,/* CBNZ
                                                            cbnzx */
9
          Test bit & branch (immediate) /* Test bit & branch (immediate) */
10
             TBZ
                                      0x36000000,/* TBZ
                                                           tbz */
11
             TBNZ
                                      0x37000000,/* TBNZ
                                                            tbnz */
12
          Conditional branch (immediat /* Conditional branch (immediate) */
13
             B_cond
                                      0x54000000,/* B_cond
                                                            b_cond */
14
          Exception generation
                                      /* Exception generation */
15
16 //
             SVC
                                      //0xD4000001./* SVC
                                                             svc */
17 //
             HVC
                                      //0xD4000002./* HVC
                                                             hvc */
18 //
             SMC
                                      //0xD4000003./* SMC
                                                             smc */
             BRK
19
                                      0xD4200000,/* BRK
                                                            brkarm64AArch64 Specific BRK */
   //
20
             HLT
                                      //0xD4400000,/* HLT
                                                            hlt */
21 //
             DCPS1
                                      //0xD4A00001,/* DCPS1
                                                              dcps1 */
   //
             DCPS2
22
                                      //0xD4A00002,/* DCPS2
                                                              dcps2 */
   //
             DCPS3
23
                                      //0xD4A00003,/* DCPS3
                                                              dcps3 */
   //
24
          System
                                      /* System */
   //
             MSR
25
                                      //0xD500401F,/* MSR
                                                             msrimm */
   //
             HINT
26
                                      //0xD503201F,/* HINT
                                                             hint */
27 //
             CLREX
                                      //0xD503305F,/* CLREX clrex */
   II
28
             DSB
                                      //0xD503309F,/* DSB
                                                             dsb */
   //
             DMB
                                                             dmb */
29
                                      //0xD50330BF,/* DMB
   //
             ISB
                                                            isb */
                                      //0xD50330DF,/* ISB
30
   //
             SYS
31
                                      //0xD5080000,/* SYS
                                                            sys */
32 //
             MSR
                                      //0xD5100000,/* MSR
                                                             msr */
33 //
             SYSL
                                      //0xD5280000,/* SYSL
                                                             sysl */
34 //
             MRS
                                      //0xD5300000./* MRS
                                                             mrs */
          Unconditional branch (registe /* Unconditional branch (register) */
35
             BR
                                      0xD61F0000,/* BR
                                                           br */
36
37
             BLR
                                      0xD63F0000,/* BLR
                                                           blr */
```

```
in use Opcode
                                      //BINARY Opcode Opcodecomments
1
                                      0xD65F0000,/* RET
38
             RET
                                                           ret */
   //
39
             ERET
                                      //0xD69F03E0,/* ERET
                                                             eret */
   //
                                                             drps */
40
             DRPS
                                      //0xD6BF03E0,/* DRPS
   //
41
          Unconditional branch (immed /* Unconditional branch (immediate) */
             В
                                      0x14000000,/* B
                                                         b */
42
             BL
                                      0x94000000,/* BL
                                                          bl */
43
       Loads and stores
44
                                      /* Loads and stores */
          Load/store exclusive
                                      /* Load/store exclusive */
45
46
             STXRB
                                      0x08000000,/* STXRB
                                                            stxrb */
             STLXRB
47
                                      0x08008000,/* STLXRB stlxrb */
             LDXRB
                                      0x08400000./* LDXRB
                                                            ldxrb */
48
             LDAXRB
                                      0x08408000./* LDAXRB
                                                            ldaxrb */
49
             STLRB
                                      0x08808000./* STLRB
                                                            stlrb */
50
             LDARB
51
                                      0x08C08000./* LDARB
                                                            ldarb */
             STXRH
52
                                      0x48000000./* STXRH
                                                            stxrh */
53
             STLXRH
                                      0x48008000,/* STLXRH
                                                            stlxrh */
54
             LDXRH
                                      0x48400000,/* LDXRH
                                                            ldxrh */
55
             LDAXRH
                                      0x48408000,/* LDAXRH | Idaxrh */
             STLRH
56
                                      0x48808000,/* STLRH
                                                            stlrh */
57
             LDARH
                                      0x48C08000./* LDARH
                                                            ldarh */
             STXR
                                      0x88000000./* STXR
                                                           stxrw */
58
             STLXR
                                      0x88008000./* STLXR stlxrw */
59
             STXP
                                      0x88200000./* STXP
60
                                                           stxpw */
             STLXP
61
                                      0x88208000./* STLXP
                                                            stlxpw */
                                                           ldxrw */
62
             LDXR
                                      0x88400000./* LDXR
             LDAXR
                                                            ldaxrw */
63
                                      0x88408000./* LDAXR
64
             LDXP
                                      0x88600000./* LDXP
                                                           /* waxbl
65
             LDAXP
                                      0x88608000./* LDAXP
                                                            Idaxpw */
             STLR
66
                                      0x88808000./* STLR
                                                           stlrw */
             LDAR
67
                                      0x88C08000./* LDAR
                                                            ldarw */
             STXR
                                      0xC8000000./* STXR
                                                            stxrx */
68
69
             STLXR
                                      0xC8008000,/* STLXR
                                                            stlxrx */
70
             STXP
                                      0xC8200000./* STXP
                                                            stxpx */
71
             STLXP
                                      0xC8208000./* STLXP
                                                            stlxpx */
             LDXR
72
                                      0xC8400000,/* LDXR
                                                            ldxrx */
73
             LDAXR
                                      0xC8408000./* LDAXR
                                                            ldaxrx */
74
             LDXP
                                      0xC8600000,/* LDXP
                                                            ldxpx */
```

```
in use Opcode
                                        //BINARY Opcode
                                                                 Opcodecomments
1
                                        0xC8608000,/* LDAXP
75
              LDAXP
                                                               Idaxpx */
              STLR
                                        0xC8808000./* STLR
                                                              stlrx */
76
              LDAR
                                        0xC8C08000,/* LDAR
77
                                                               Idarx */
78
          Load register (literal)
                                        /* Load register (literal) */
              LDR
                                        0x18000000,/* LDR
                                                             Idrw */
79
              LDR
80
                                        0x1C000000,/* LDR
                                                              vldrs */
81
              LDR
                                        0x58000000./* LDR
                                                              ldrx */
              LDR
                                        0x5C000000,/* LDR
                                                              vldrd */
82
              LDRSW
83
                                        0x98000000,/* LDRSW
                                                               ldrsw */
              LDR
                                        0x9C000000,/* LDR
                                                              vldrq */
84
              PRFM
                                        0xD8000000,/* PRFM
                                                               prfm */
85
86
          Load/store no-allocate pair (o /* Load/store no-allocate pair (offset) */
              STNP
                                        0x28000000,/* STNP
                                                              stnpw */
87
              LDNP
88
                                        0x28400000,/* LDNP
                                                              Idnpw */
              STNP
                                        0x2C000000,/* STNP
89
                                                               vstnps */
              LDNP
90
                                        0x2C400000,/* LDNP
                                                              vldnps */
              STNP
91
                                        0x6C000000,/* STNP
                                                              vstnpd */
              LDNP
                                        0x6C400000,/* LDNP
92
                                                              vldnpd */
              STNP
93
                                        0xA8000000,/* STNP
                                                              stnpx */
              LDNP
                                        0xA8400000,/* LDNP
94
                                                               ldnpx */
              STNP
95
                                        0xAC000000,/* STNP
                                                               vstnpq */
              LDNP
                                        0xAC400000./* LDNP
                                                               vldnpa */
96
          Load/store register pair (post /* Load/store register pair (post-indexed) */
97
              STP
                                        0x28800000,/* STP
                                                             stppostw */
98
99
              LDP
                                        0x28C00000,/* LDP
                                                              Idppostw */
              STP
                                        0x2C800000,/* STP
                                                              vstpposts */
100
              LDP
                                        0x2CC00000./* LDP
                                                              vldpposts */
101
              LDPSW
                                        0x68C00000./* LDPSW
                                                                Idpswpost */
102
              STP
                                        0x6C800000./* STP
                                                              vstppostd */
103
              LDP
                                        0x6CC00000./* LDP
                                                              vldppostd */
104
              STP
                                        0xA8800000,/* STP
                                                              stppostx */
105
              LDP
                                                              Idppostx */
106
                                        0xA8C00000,/* LDP
              STP
                                        0xAC800000,/* STP
                                                              vstppostq */
107
              LDP
                                        0xACC00000,/* LDP
                                                              vldppostq */
108
          Load/store register pair (offse /* Load/store register pair (offset) */
109
```

1 in_use	Opcode	//BINARY Opcode Opcodecomments
110	STP	0x29000000,/* STP stpoffw */
111	LDP	0x29400000,/* LDP Idpoffw */
112	STP	0x2D000000,/* STP vstpoffs */
113	LDP	0x2D400000,/* LDP vldpoffs */
114	LDPSW	0x69400000,/* LDPSW Idpswoff */
115	STP	0x6D000000,/* STP vstpoffd */
116	LDP	0x6D400000,/* LDP vldpoffd */
117	STP	0xA9000000,/* STP stpoffx */
118	LDP	0xA9400000,/* LDP
119	STP	0xAD000000,/* STP vstpoffq */
120	LDP	0xAD400000,/* LDP vldpoffq */
121 L	oad/store register pair (pre-	i /* Load/store register pair (pre-indexed) */
122	STP	0x29800000,/* STP stpprew */
123	LDP	0x29C00000,/* LDP
124	STP	0x2D800000,/* STP vstppres */
125	LDP	0x2DC00000,/* LDP vldppres */
126	LDPSW	0x69C00000,/* LDPSW Idpswpre */
127	STP	0x6D800000,/* STP vstppred */
128	LDP	0x6DC00000,/* LDP vldppred */
129	STP	0xA9800000,/* STP stpprex */
130	LDP	0xA9C00000,/* LDP
131	STP	0xAD800000,/* STP vstppreq */
132	LDP	0xADC00000,/* LDP vldppreq */
		d /* Load/store register (unscaled immediate) */
134	STURB	0x38000000,/* STURB sturb */
135	LDURB	0x38400000,/* LDURB Idurb */
136	LDURSB	0x38800000,/* LDURSB Idursbx */
137	LDURSB	0x38C00000,/* LDURSB Idursbw */
138	STUR	0x3C000000,/* STUR vsturb */
139	LDUR	0x3C400000,/* LDUR vldurb */
140	STUR	0x3C800000,/* STUR vsturq */
141	LDUR	0x3CC00000,/* LDUR vldurq */
142	STURH	0x78000000,/* STURH sturh */
143	LDURH	0x78400000,/* LDURH Idurh */
144	LDURSH	0x78800000,/* LDURSH Idurshx */
145	LDURSH	0x78C00000,/* LDURSH Idurshw */
146	STUR	0x7C000000,/* STUR vsturh */
147	LDUR	0x7C400000,/* LDUR vldurh */

1	in_use (Opcode	//BINARY	Opcode	e Opcodecomments
148		STUR	0xB8000000,/*	STUR	sturw */
149	L	_DUR	0xB8400000,/*	LDUR	ldurw */
150	L	_DURSW	0xB8800000,/*	LDURSV	V Idursw */
151	5	STUR	0xBC000000,/*	STUR	vsturs */
152	L	_DUR	0xBC400000,/*	LDUR	vldurs */
153	5	STUR	0xF8000000,/*	STUR	sturx */
154	L	LDUR	0xF8400000,/*	LDUR	ldurx */
155	F	PRFUM	0xF8800000,/*	PRFUM	prfum */
156	5	STUR	0xFC000000,/*	STUR	vsturd */
157	L	_DUR	0xFC400000,/*	LDUR	vldurd */
158	Load	d/store register (immediat	/* Load/store re	gister (in	nmediate post-indexed) */
159	-	STRB	0x38000400,/*	STRB	strbpost */
160		_DRB	0x38400400,/*	LDRB	Idrbpost */
161		_DRSB	0x38800400,/*		ldrsbpostx */
162		_DRSB	0x38C00400,/*		ldrsbpostw */
163		STR	0x3C000400,/*		vstrpostb */
164		_DR	0x3C400400,/*		vldrpostb */
165		STR	0x3C800400,/*	STR	vstrpostq */
166		_DR	0x3CC00400,/*	LDR	vldrpostq */
167		STRH	0x78000400,/*	STRH	strhpost */
168		_DRH	0x78400400,/*		ldrhpost */
169		_DRSH	0x78800400,/*		ldrshpostx */
170		_DRSH	0x78C00400,/*		ldrshpostw */
171		STR	0x7C000400,/*		vstrposth */
172		_DR	0x7C400400,/*		vldrposth */
173		STR	0xB8000400,/*		strpostw */
174		_DR	0xB8400400,/*		Idrpostw */
175		_DRSW	0xB8800400,/*		Idrswpost */
176		STR	0xBC000400,/*		vstrposts */
177		_DR	0xBC400400,/*		vldrposts */
178		STR	0xF8000400,/*		strpostx */
179		_DR	0xF8400400,/*		Idrpostx */
180		STR	0xFC000400,/*		vstrpostd */
181		_DR	0xFC400400,/*		vldrpostd */
182		d/store register (unprivile		•	
183		STTRB	0x38000800,/*		sttrb */
184		_DTRB	0x38400800,/*		ldtrb */
185	L	_DTRSB	0x38800800,/*	LDTRSB	ldtrsbx */

```
in use Opcode
                                      //BINARY Opcode
                                                               Opcodecomments
1
186
             LDTRSB
                                       0x38C00800./* LDTRSB | Idtrsbw */
             STTRH
                                       0x78000800./* STTRH
                                                             sttrh */
187
             LDTRH
                                       0x78400800,/* LDTRH
                                                             ldtrh */
188
             LDTRSH
                                       0x78800800,/* LDTRSH
                                                              ldtrshx */
189
             LDTRSH
                                       0x78C00800,/* LDTRSH | Idtrshw */
190
             STTR
                                       0xB8000800,/* STTR
                                                            sttrw */
191
             LDTR
                                       0xB8400800,/* LDTR
                                                            ldtrw */
192
             LDTRSW
                                       0xB8800800,/* LDTRSW Idtrsw */
193
             STTR
                                       0xF8000800./* STTR
                                                            sttrx */
194
             LDTR
                                       0xF8400800./* LDTR
                                                            Idtrx */
195
          Load/store register (immediat /* Load/store register (immediate pre-indexed) */
196
             STRB
                                       0x38000C00,/* STRB
                                                             strbpre */
197
             LDRB
                                       0x38400C00,/* LDRB
                                                             Idrbpre */
198
             LDRSB
                                       0x38800C00,/* LDRSB
                                                             Idrsbprex */
199
             LDRSB
                                       0x38C00C00,/* LDRSB
                                                              Idrsbprew */
200
201
             STR
                                       0x3C000C00,/* STR
                                                            vstrpreb */
             LDR
                                       0x3C400C00,/* LDR
                                                            vldrpreb */
202
             STR
                                       0x3C800C00./* STR
203
                                                            vstrpreq */
             LDR
                                       0x3CC00C00,/* LDR
                                                             vldrpreq */
204
             STRH
                                       0x78000C00,/* STRH
                                                             strhpre */
205
             LDRH
                                       0x78400C00,/* LDRH
                                                             Idrhpre */
206
             LDRSH
                                       0x78800C00,/* LDRSH
                                                             Idrshprex */
207
             LDRSH
                                       0x78C00C00,/* LDRSH
                                                              Idrshprew */
208
             STR
                                       0x7C000C00,/* STR
                                                            vstrpreh */
209
             LDR
                                       0x7C400C00./* LDR
                                                            vldrpreh */
210
             STR
                                       0xB8000C00./* STR
                                                            strprew */
211
             LDR
                                                            Idrprew */
                                       0xB8400C00./* LDR
212
             LDRSW
                                       0xB8800C00,/* LDRSW
                                                              Idrswpre */
213
             STR
                                       0xBC000C00,/* STR
                                                            vstrpres */
214
             LDR
                                       0xBC400C00,/* LDR
                                                            vldrpres */
215
             STR
                                       0xF8000C00,/* STR
                                                            strprex */
216
             LDR
                                       0xF8400C00,/* LDR
                                                            Idrprex */
217
             STR
                                       0xFC000C00,/* STR
                                                            vstrpred */
218
             LDR
                                       0xFC400C00./* LDR
                                                            vldrpred */
219
          Load/store register (register c /* Load/store register (register offset) */
220
221
             STRB
                                       0x38200800,/* STRB
                                                            strboff */
             LDRB
                                       0x38600800,/* LDRB
                                                            Idrboff */
222
             LDRSB
                                       0x38A00800,/* LDRSB
223
                                                             Idrsboffx */
```

1 in_use	Opcode	//BINARY Opcode Opcodecomments	3
224	LDRSB	0x38E00800,/* LDRSB Idrsboffw */	
225	STR	0x3C200800,/* STR vstroffb */	
226	LDR	0x3C600800,/* LDR vldroffb */	
227	STR	0x3CA00800,/* STR vstroffq */	
228	LDR	0x3CE00800,/* LDR vldroffq */	
229	STRH	0x78200800,/* STRH strhoff */	
230	LDRH	0x78600800,/* LDRH	
231	LDRSH	0x78A00800,/* LDRSH	
232	LDRSH	0x78E00800,/* LDRSH	
233	STR	0x7C200800,/* STR vstroffh */	
234	LDR	0x7C600800,/* LDR vldroffh */	
235	STR	0xB8200800,/* STR stroffw */	
236	LDR	0xB8600800,/* LDR	
237	LDRSW	0xB8A00800,/* LDRSW Idrswoff */	
238	STR	0xBC200800,/* STR vstroffs */	
239	LDR	0xBC600800,/* LDR vldroffs */	
240	STR	0xF8200800,/* STR stroffx */	
241	LDR	0xF8600800,/* LDR	
243	STR	0xFC200800,/* STR vstroffd */	
244	LDR	0xFC600800,/* LDR vldroffd */	
242	PRFM	0xF8A00800,/* PRFM prfmoff */	
		d /* Load/store register (unsigned immediate) */	
246	STRB	0x39000000,/* STRB	
247	LDRB	0x39400000,/* LDRB	
248	LDRSB	0x39800000,/* LDRSB Idrsbimmx */	
249	LDRSB	0x39C00000,/* LDRSB Idrsbimmw */	
250	STR	0x3D000000,/* STR vstrimmb */	
251	LDR	0x3D400000,/* LDR vldrimmb */	
252	STR	0x3D800000,/* STR vstrimmq */	
253	LDR	0x3DC00000,/* LDR vldrimmq */	
254	STRH	0x79000000,/* STRH strhimm */	
255	LDRH	0x79400000,/* LDRH	
256	LDRSH	0x79800000,/* LDRSH Idrshimmx */	
257	LDRSH	0x79C00000,/* LDRSH Idrshimmw */	
258	STR	0x7D000000,/* STR vstrimmh */	
259	LDR	0x7D400000,/* LDR vldrimmh */	
260	STR	0xB9000000,/* STR strimmw */	
261	LDR	0xB9400000,/* LDR	

1	in_use Opcode	//BINARY Opcode Opcodecomments
262	LDRSW	0xB9800000,/* LDRSW Idrswimm */
263	STR	0xBD000000,/* STR vstrimms */
264	LDR	0xBD400000,/* LDR vldrimms */
265	STR	0xF9000000,/* STR strimmx */
266	LDR	0xF9400000,/* LDR
268	STR	0xFD000000,/* STR vstrimmd */
269	LDR	0xFD400000,/* LDR vldrimmd */
267	PRFM	0xF9800000,/* PRFM prfmimm */
270	Data processing – Immed	dia /* Data processing – Immediate */
271	PC-rel. addressing	/* PC-rel. addressing */
272	ADR	0x10000000,/* ADR adr */
273	ADRP	0x90000000,/* ADRP adrp */
274	Add/subtract (immediate)	/* Add/subtract (immediate) */
275	ADD	0x11000000,/* ADD addimmw */
276	ADDS	0x31000000,/* ADDS addsimmw */
277		0x51000000,/* SUB subimmw */
278	SUBS	0x71000000,/* SUBS subsimmw */
279	ADD	0x91000000,/* ADD addimmx */
280		0xB1000000,/* ADDS addsimmx */
281	SUB	0xD1000000,/* SUB subimmx */
282		0xF1000000,/* SUBS subsimmx */
283	Logical (immediate)	/* Logical (immediate) */
284		0x12000000,/* AND andimmw */
285		0x32000000,/* ORR orrimmw */
286		0x52000000,/* EOR eorimmw */
287	ANDS	0x72000000,/* ANDS andsimmw */
288		0x92000000,/* AND andimmx */
289		0xB2000000,/* ORR orrimmx */
290		0xD2000000,/* EOR eorimmx */
291		0xF2000000,/* ANDS andsimmx */
292	` ,	/* Move wide (immediate) */
293		0x12800000,/* MOVN movnw */
294		0x52800000,/* MOVZ movzw */
295		0x72800000,/* MOVK movkw */
296		0x92800000,/* MOVN movnx */
297		0xD2800000,/* MOVZ movzx */
298		0xF2800000,/* MOVK movkx */
299	Bitfield	/* Bitfield */

1 in_use Opcod	le //BINARY Opcode Opcodecomments
300 SBFM	0x13000000,/* SBFM sbfmw */
301 BFM	0x33000000,/* BFM bfmw */
302 UBFM	0x53000000,/* UBFM ubfmw */
303 SBFM	0x93400000,/* SBFM sbfmx */
304 BFM	0xB3400000,/* BFM bfmx */
305 UBFM	0xD3400000,/* UBFM ubfmx */
306 Extract	/* Extract */
307 EXTR	0x13800000,/* EXTR extrw */
308 EXTR	0x93C08000,/* EXTR extrx */
309 Data Proces	ssing - register /* Data Processing - register */
310 Logical (sh	ifted register) /* Logical (shifted register) */
311 AND	0x0A000000,/* AND andw */
312 BIC	0x0A200000,/* BIC bicw */
313 ORR	0x2A000000,/* ORR orrw */
314 ORN	0x2A200000,/* ORN ornw */
315 EOR	0x4A000000,/* EOR eorw */
316 EON	0x4A200000,/* EON eonw */
317 ANDS	0x6A000000,/* ANDS andsw */
318 BICS	0x6A200000,/* BICS bicsw */
319 AND	0x8A000000,/* AND andx */
320 BIC	0x8A200000,/* BIC bicx */
321 ORR	0xAA000000,/* ORR orrx */
322 ORN	0xAA200000,/* ORN ornx */
323 EOR	0xCA000000,/* EOR eorx */
324 EON	0xCA200000,/* EON eonx */
325 ANDS	0xEA000000,/* ANDS andsx */
326 BICS	0xEA200000,/* BICS bicsx */
	ct (shifted register /* Add/subtract (shifted register) */
328 ADD	0x0B000000,/* ADD addw */
329 ADDS	0x2B000000,/* ADDS addsw */
330 SUB	0x4B000000,/* SUB subw */
331 SUBS	0x6B000000,/* SUBS subsw */
332 ADD	0x8B000000,/* ADD addx */
333 ADDS	0xAB000000,/* ADDS addsx */
334 SUB	0xCB000000,/* SUB subx */
335 SUBS	0xEB000000,/* SUBS subsx */
	ct (extended regist /* Add/subtract (extended register) */
337 ADD	0x0B200000,/* ADD addextw */

1	in_use Opcod	le	//BINARY	Opcode	e Opcodecon	nments
338	ADDS		0x2B200000,/	* ADDS	addsextw */	
339	SUB		0x4B200000,/	* SUB	subextw */	
340	SUBS		0x6B200000,/	* SUBS	subsextw */	
341	ADD		0x8B200000,/	* ADD	addextx */	
342	ADDS		0xAB200000,/		addsextx */	
343	SUB		0xCB200000,/		subextx */	
344	SUBS		0xEB200000,/		subsextx */	
345		ct (with carry)	/* Add/subtrac	`	• /	
346	ADC		0x1A000000,/		adcw */	
347	ADCS		0x3A000000,/		adcsw */	
348	SBC		0x5A000000,/		sbcw */	
349	SBCS		0x7A000000,/		sbcsw */	
350	ADC		0x9A000000,/		adcx */	
351	ADCS		0xBA000000,/		adcsx */	
352	SBC		0xDA000000,/		sbcx */	
353	SBCS		0xFA000000,/		sbcsx */	
354		I compare (registe			• ,	
355	CCMN		0x3A400000,/		ccmnw */	
356	CCMN		0xBA400000,/		ccmnx */	
357	CCMP		0x7A400000,/		ccmpw */	
358	CCMP		0xFA400000,/		ccmpx */	
359		I compare (immed		. ,	,	
360	CCMN		0x3A400800,/		ccmnimmw */	
361	CCMN		0xBA400800,/		ccmnimmx */	
362	CCMP		0x7A400800,/		ccmpimmw */	
363	CCMP		0xFA400800,/		ccmpimmx */	
364	Conditiona	I select	/* Conditional		1 +/	
365	CSEL		0x1A800000,/		cselw */	
366	CSINC		0x1A800400,/		csincw */	
367	CSINV		0x5A800000,/		csinvw */	
368	CSNEG		0x5A800400,/		csnegw */	
369	CSEL		0x9A800000,/		cselx */	
370	CSINC		0x9A800400,/		csincx */	
371	CSINV		0xDA800000,/		csinvx */	
372	CSNEG		0xDA800400,/		csnegx */	
373		ssing (3 source)	/* Data-proces	• (•	
374	MADD		0x1B000000,/		maddw */	
375	MADD		0x9B000000,/	MADD	maddx */	

1 in	_use Opcode	//BINARY Opcode Opcodecomments
376	_ · SMADDL	0x9B200000,/* SMADDL smaddl */
377	UMADDL	0x9BA00000,/* UMADDL umaddl */
378	MSUB	0x1B008000,/* MSUB
379	MSUB	0x9B008000,/* MSUB msubx */
380	SMSUBL	0x9B208000,/* SMSUBL smsubl */
381	UMSUBL	0x9BA08000,/* UMSUBL umsubl */
382	SMULH	0x9B400000,/* SMULH smulh */
383	UMULH	0x9BC00000,/* UMULH umulh */
384	Data-processing (2 sourc	e) /* Data-processing (2 source) */
385	CRC32X	0x9AC04C00,/* CRC32X crc32x */
386	CRC32CX	0x9AC05C00,/* CRC32CX crc32cx */
387	CRC32B	0x1AC04000,/* CRC32B crc32b */
388	CRC32CB	0x1AC05000,/* CRC32CB crc32cb */
389	CRC32H	0x1AC04400,/* CRC32H crc32h */
390	CRC32CH	0x1AC05400,/* CRC32CH crc32ch */
391	CRC32W	0x1AC04800,/* CRC32W crc32w */
392	CRC32CW	0x1AC05800,/* CRC32CW crc32cw */
393	UDIV	0x1AC00800,/* UDIV udivw */
394	UDIV	0x9AC00800,/* UDIV udivx */
395	SDIV	0x1AC00C00,/* SDIV sdivw */
396	SDIV	0x9AC00C00,/* SDIV sdivx */
397	LSLV	0x1AC02000,/* LSLV
398	LSLV	0x9AC02000,/* LSLV
399	LSRV	0x1AC02400,/* LSRV
400	LSRV	0x9AC02400,/* LSRV Isrvx */
401	ASRV	0x1AC02800,/* ASRV asrvw */
402	ASRV	0x9AC02800,/* ASRV asrvx */
403	RORV	0x1AC02C00,/* RORV rorvw */
404	RORV	0x9AC02C00,/* RORV rorvx */
405	Data-processing (1 sourc	, , , , , , , , , , , , , , , , , , , ,
406	RBIT	0x5AC00000,/* RBIT rbitw */
407	RBIT	0xDAC00000,/* RBIT rbitx */
408	CLZ	0x5AC01000,/* CLZ clzw */
409	CLZ	0xDAC01000,/* CLZ
410	CLS	0x5AC01400,/* CLS
411	CLS	0xDAC01400,/* CLS
412	REV	0x5AC00800,/* REV revw */
413	REV	0xDAC00C00,/* REV revx */

```
Opcode
                                        //BINARY Opcode
                                                                  Opcodecomments
    in use
1
              REV16
                                         0xDAC00400./* REV16
                                                                 rev16w */
414
              REV16
                                         0x5AC00400./* REV16
                                                                 rev16x */
415
              REV32
416
                                         0xDAC00800,/* REV32
                                                                 rev32 */
        Data Processing - SIMD an /* Data Processing - SIMD and floating point */
417 //
418 ||
           Floating-point<->fixed-point c /* Floating-point<->fixed-point conversions */
419 ||
              SCVTF
                                         //0x1E020000./* SCVTF
                                                                 vscvtfscalar fixed point 32 bit to single precision */
420 //
              UCVTF
                                         //0x1E030000,/* UCVTF
                                                                  vucvtfscalar_fixed_point_32_bit_to_single_precision */
421 //
              FCVTZS
                                         //0x1ED80000./* FCVTZS
                                                                  vfcvtzsscalar fixed point Single precision to 32 bi
422 II
              FCVTZU
                                         //0x1ED90000./* FCVTZU
                                                                   vfcvtzuscalar fixed point Single precision to 32 bi
423 //
              SCVTF
                                         //0x1E020000,/* SCVTF
                                                                  vscvtfscalar fixed point 32 bit to double precision *
424 II
              UCVTF
                                         //0x1E030000,/* UCVTF
                                                                  vucvtfscalar fixed point 32 bit to double precision '
425 II
              FCVTZS
                                         //0x1ED80000,/* FCVTZS
                                                                  vfcvtzsscalar fixed point Double precision to 32 b
426 II
              FCVTZU
                                         //0x1ED90000,/* FCVTZU
                                                                   vfcvtzuscalar fixed point Double precision to 32 t
427 []
              SCVTF
                                         //0x9E020000,/* SCVTF
                                                                  vscvtfscalar fixed point 64 bit to single precision */
428 II
              UCVTF
                                         //0x9E030000,/* UCVTF
                                                                  vucvtfscalar fixed point 64 bit to single precision */
429 II
              FCVTZS
                                         //0x9ED80000,/* FCVTZS
                                                                  vfcvtzsscalar fixed point Single precision to 64 bi
430 //
              FCVTZU
                                         //0x9ED90000,/* FCVTZU
                                                                   vfcvtzuscalar fixed point Single precision to 64 bi
431 II
              SCVTF
                                         //0x9E020000,/* SCVTF
                                                                  vscvtfscalar fixed point 64 bit to double precision *
432 //
              UCVTF
                                         //0x9E030000,/* UCVTF
                                                                  vucvtfscalar_fixed_point_64_bit_to_double_precision '
433 |
              FCVTZS
                                         //0x9ED80000,/* FCVTZS
                                                                  vfcvtzsscalar_fixed_point_Double_precision_to_64_b
434 //
              FCVTZU
                                        //0x9ED90000,/* FCVTZU
                                                                   vfcvtzuscalar fixed point Double precision to 64 t
435 |
           Floating-point conditional cor /* Floating-point conditional compare */
436 //
              FCCMP
                                         //0x1E200400./* FCCMP
                                                                  vfccmpSingle precision */
437 //
              FCCMPE
                                         //0x1E200410./* FCCMPE
                                                                   vfccmpeSingle precision */
438 //
              FCCMP
                                         //0x1E600400./* FCCMP
                                                                  vfccmpDouble precision */
439 //
              FCCMPE
                                         //0x1E600410./* FCCMPE
                                                                   vfccmpeDouble precision */
440 //
           Floating-point data-processin /* Floating-point data-processing (2 source) */
441 II
              FMUL
                                         //0x1E200800,/* FMUL
                                                                 vfmulscalar Single precision */
442 II
              FDIV
                                         //0x1E201800,/* FDIV
                                                                vfdivscalar Single precision */
443 //
              FADD
                                         //0x1E202800,/* FADD
                                                                 vfaddscalar Single precision */
444 II
              FSUB
                                         //0x1E203800,/* FSUB
                                                                 vfsubscalar Single precision */
445 //
              FMAX
                                         //0x1E204800,/* FMAX
                                                                 vfmaxscalar Single precision */
446 //
              FMIN
                                         //0x1E205800,/* FMIN
                                                                 vfminscalar Single precision */
447 ||
              FMAXNM
                                         //0x1E206800,/* FMAXNM
                                                                   vfmaxnmscalar Single precision */
```

```
Opcode
                                        //BINARY Opcode
    in use
                                                                  Opcodecomments
1
448 //
              FMINNM
                                                                  vfminnmscalar_Single_precision */
                                        //0x1E207800,/* FMINNM
449 //
              FNMUL
                                                                  vfnmulSingle precision */
                                        //0x1E208800./* FNMUL
450 //
              FMUL
                                        //0x1E600800,/* FMUL
                                                                 vfmulscalar Double precision */
451 //
              FDIV
                                        //0x1E601800./* FDIV
                                                                vfdivscalar Double precision */
452 II
              FADD
                                        //0x1E602800,/* FADD
                                                                 vfaddscalar Double precision */
453 II
              FSUB
                                        //0x1E603800./* FSUB
                                                                 vfsubscalar Double precision */
454 //
              FMAX
                                        //0x1E604800,/* FMAX
                                                                 vfmaxscalar Double precision */
455 //
              FMIN
                                        //0x1E605800,/* FMIN
                                                                vfminscalar Double precision */
456 //
              FMAXNM
                                        //0x1E606800,/* FMAXNM
                                                                   vfmaxnmscalar Double precision */
457 //
              FMINNM
                                        //0x1E607800,/* FMINNM
                                                                  vfminnmscalar Double precision */
458 II
              FNMUL
                                        //0x1E608800,/* FNMUL
                                                                  vfnmulDouble precision */
459 //
           Floating-point conditional sel /* Floating-point conditional select */
460 //
              FCSEL
                                        //0x1E200C00,/* FCSEL
                                                                  vfcselSingle precision */
461 II
              FCSEL
                                        //0x1E600C00,/* FCSEL
                                                                 vfcselDouble precision */
462 II
                                        /* Floating-point immediate */
           Floating-point immediate
463 //
              FMOV
                                        //0x1E201000,/* FMOV
                                                                 vfmovscalar_immediate_Single_precision */
464 //
              FMOV
                                        //0x1E601000,/* FMOV
                                                                 vfmovscalar_immediate_Double_precision */
465 //
           Floating-point compare
                                        /* Floating-point compare */
466 II
              FCMP
                                        //0x1E202000,/* FCMP
                                                                 vfcmpSingle precision */
467 II
              FCMP
                                        //0x1E202008,/* FCMP
                                                                 vfcmpSingle precision zero */
468 //
                                                                  vfcmpeSingle precision */
              FCMPE
                                        //0x1E202010,/* FCMPE
469 //
              FCMPE
                                        //0x1E202018./* FCMPE
                                                                  vfcmpeSingle precision zero */
470 //
              FCMP
                                        //0x1E602000./* FCMP
                                                                 vfcmpDouble precision */
471 ||
              FCMP
                                        //0x1E602008,/* FCMP
                                                                 vfcmpDouble precision zero */
472 []
              FCMPE
                                        //0x1E602010,/* FCMPE
                                                                  vfcmpeDouble precision */
473 //
              FCMPE
                                        //0x1E602018,/* FCMPE
                                                                  vfcmpeDouble precision zero */
474 ||
           Floating-point data-processin /* Floating-point data-processing (1 source) */
475 ||
              FMOV
                                        //0x1E204000,/* FMOV
                                                                 vfmovregister Single precision */
476 //
              FABS
                                        //0x1E20C000,/* FABS
                                                                 vfabsscalar Single precision */
477 ||
              FNEG
                                        //0x1E214000,/* FNEG
                                                                 vfnegscalar Single precision */
478 ||
              FSQRT
                                        //0x1E21C000,/* FSQRT
                                                                  vfsqrtscalar Single precision */
479 //
              FCVT
                                        //0x1E22C000,/* FCVT
                                                                 vfcvtSingle_precision_to_double_precision */
480 //
              FCVT
                                        //0x1E23C000,/* FCVT
                                                                 vfcvtSingle_precision_to_half_precision */
481 ||
              FRINTN
                                        //0x1E244000,/* FRINTN
                                                                 vfrintnscalar_Single_precision */
```

```
Opcode
                                         //BINARY Opcode
                                                                  Opcodecomments
    in use
1
482 ||
              FRINTP
                                         //0x1E24C000,/* FRINTP
                                                                  vfrintpscalar Single precision */
483 //
              FRINTM
                                                                  vfrintmscalar Single precision */
                                         //0x1E254000./* FRINTM
484 II
              FRINTZ
                                         //0x1E25C000,/* FRINTZ
                                                                  vfrintzscalar Single precision */
485 ||
              FRINTA
                                         //0x1E264000,/* FRINTA
                                                                 vfrintascalar Single precision */
486 II
              FRINTX
                                         //0x1E274000./* FRINTX
                                                                  vfrintxscalar Single precision */
487 ||
              FRINTI
                                         //0x1E27C000./* FRINTI
                                                                 vfrintiscalar Single precision */
488 II
              FMOV
                                         //0x1E604000,/* FMOV
                                                                  vfmovregister Double precision */
489 //
              FABS
                                         //0x1E60C000,/* FABS
                                                                  vfabsscalar Double precision */
490 //
              FNEG
                                         //0x1E614000,/* FNEG
                                                                  vfnegscalar Double precision */
491 //
              FSQRT
                                         //0x1E61C000,/* FSQRT
                                                                  vfsqrtscalar Double precision */
492 //
              FCVT
                                         //0x1E624000,/* FCVT
                                                                 vfcvtDouble precision to single precision */
493 //
              FCVT
                                         //0x1E63C000,/* FCVT
                                                                 vfcvtDouble precision to half precision */
494 //
              FRINTN
                                         //0x1E644000,/* FRINTN
                                                                  vfrintnscalar Double precision */
495 //
              FRINTP
                                         //0x1E64C000,/* FRINTP
                                                                  vfrintpscalar Double precision */
496 //
              FRINTM
                                         //0x1E654000,/* FRINTM
                                                                  vfrintmscalar Double precision */
497 //
              FRINTZ
                                         //0x1E65C000,/* FRINTZ vfrintzscalar Double precision */
498 //
              FRINTA
                                         //0x1E664000,/* FRINTA
                                                                  vfrintascalar Double precision */
499 //
              FRINTX
                                         //0x1E674000,/* FRINTX vfrintxscalar Double precision */
500 //
              FRINTI
                                         //0x1E67C000,/* FRINTI
                                                                 vfrintiscalar Double precision */
501 //
              FCVT
                                         //0x1EE24000,/* FCVT
                                                                 vfcvtHalf precision to single precision */
502 //
              FCVT
                                         //0x1EE2C000./* FCVT
                                                                  vfcvtHalf precision to double precision */
503 //
           Floating-point<->integer conv /* Floating-point<->integer conversions */
504 //
              FCVTNS
                                         //0x1E200000./* FCVTNS
                                                                  vfcvtnsscalar Single precision to 32 bit */
505 //
              FCVTNU
                                         //0x1E210000,/* FCVTNU
                                                                   vfcvtnuscalar Single precision to 32 bit */
506 //
              SCVTF
                                         //0x1E220000,/* SCVTF
                                                                  vscvtfscalar integer 32 bit to single precision */
507 //
              UCVTF
                                         //0x1E230000,/* UCVTF
                                                                  vucvtfscalar integer 32 bit to single precision */
508 //
              FCVTAS
                                         //0x1E240000,/* FCVTAS
                                                                  vfcvtasscalar Single precision to 32 bit */
509 //
              FCVTAU
                                         //0x1E250000,/* FCVTAU
                                                                   vfcvtauscalar Single precision to 32 bit */
510 //
              FMOV
                                         //0x1E260000,/* FMOV
                                                                  vfmovgeneral Single precision to 32 bit */
511 //
              FMOV
                                         //0x1E270000,/* FMOV
                                                                  vfmovgeneral 32 bit to single precision */
512 //
              FCVTPS
                                         //0x1E280000,/* FCVTPS
                                                                   vfcvtpsscalar Single precision to 32 bit */
513 II
              FCVTPU
                                         //0x1E290000,/* FCVTPU
                                                                   vfcvtpuscalar_Single_precision_to_32_bit */
514 //
              FCVTMS
                                         //0x1E300000,/* FCVTMS
                                                                   vfcvtmsscalar_Single_precision_to_32_bit */
515 //
              FCVTMU
                                         //0x1E310000,/* FCVTMU
                                                                   vfcvtmuscalar_Single_precision_to_32_bit */
```

1 in_use	Opcode	//BINARY Opcode Opcodecomments
₅₁₆ //	FCVTZS	//0x1E380000,/* FCVTZS vfcvtzsscalar_integer_Single_precision_to_32_bit */
517 //	FCVTZU	//0x1E390000,/* FCVTZU vfcvtzuscalar_integer_Single_precision_to_32_bit */
₅₁₈ //	FCVTNS	//0x1E600000,/* FCVTNS vfcvtnsscalar_Double_precision_to_32_bit */
519 //	FCVTNU	//0x1E610000,/* FCVTNU vfcvtnuscalar_Double_precision_to_32_bit */
₅₂₀ //	SCVTF	//0x1E620000,/* SCVTF vscvtfscalar_integer_32_bit_to_double_precision */
₅₂₁ //	UCVTF	//0x1E630000,/* UCVTF vucvtfscalar_integer_32_bit_to_double_precision */
₅₂₂ //	FCVTAS	//0x1E640000,/* FCVTAS vfcvtasscalar_Double_precision_to_32_bit */
₅₂₃ //	FCVTAU	//0x1E650000,/* FCVTAU vfcvtauscalar_Double_precision_to_32_bit */
₅₂₄ //	FCVTPS	//0x1E680000,/* FCVTPS vfcvtpsscalar_Double_precision_to_32_bit */
₅₂₅ //	FCVTPU	//0x1E690000,/* FCVTPU vfcvtpuscalar_Double_precision_to_32_bit */
₅₂₆ //	FCVTMS	//0x1E700000,/* FCVTMS vfcvtmsscalar_Double_precision_to_32_bit */
₅₂₇ //	FCVTMU	//0x1E710000,/* FCVTMU vfcvtmuscalar_Double_precision_to_32_bit */
₅₂₈ //	FCVTZS	//0x1E780000,/* FCVTZS vfcvtzsscalar_integer_Double_precision_to_32_bit */
₅₂₉ //	FCVTZU	//0x1E790000,/* FCVTZU vfcvtzuscalar_integer_Double_precision_to_32_bit */
₅₃₀ //	FCVTNS	//0x9E200000,/* FCVTNS vfcvtnsscalar_Single_precision_to_64_bit */
531 //	FCVTNU	//0x9E210000,/* FCVTNU vfcvtnuscalar_Single_precision_to_64_bit */
₅₃₂ //	SCVTF	//0x9E220000,/* SCVTF vscvtfscalar_integer_64_bit_to_single_precision */
₅₃₃ //	UCVTF	//0x9E230000,/* UCVTF vucvtfscalar_integer_64_bit_to_single_precision */
₅₃₄ //	FCVTAS	//0x9E240000,/* FCVTAS vfcvtasscalar_Single_precision_to_64_bit */
₅₃₅ //	FCVTAU	//0x9E250000,/* FCVTAU vfcvtauscalar_Single_precision_to_64_bit */
₅₃₆ //	FCVTPS	//0x9E280000,/* FCVTPS vfcvtpsscalar_Single_precision_to_64_bit */
₅₃₇ //	FCVTPU	//0x9E290000,/* FCVTPU vfcvtpuscalar_Single_precision_to_64_bit */
₅₃₈ //	FCVTMS	//0x9E300000,/* FCVTMS vfcvtmsscalar_Single_precision_to_64_bit */
₅₃₉ //	FCVTMU	//0x9E310000,/* FCVTMU vfcvtmuscalar_Single_precision_to_64_bit */
₅₄₀ //	FCVTZS	//0x9E380000,/* FCVTZS vfcvtzsscalar_integer_Single_precision_to_64_bit */
541 //	FCVTZU	//0x9E390000,/* FCVTZU vfcvtzuscalar_integer_Single_precision_to_64_bit */
₅₄₂ //	FCVTNS	//0x9E600000,/* FCVTNS vfcvtnsscalar_Double_precision_to_64_bit */
₅₄₃ //	FCVTNU	//0x9E610000,/* FCVTNU vfcvtnuscalar_Double_precision_to_64_bit */
544 //	SCVTF	//0x9E620000,/* SCVTF vscvtfscalar_integer_64_bit_to_double_precision */
₅₄₅ //	UCVTF	//0x9E630000,/* UCVTF vucvtfscalar_integer_64_bit_to_double_precision */
₅₄₆ //	FCVTAS	//0x9E640000,/* FCVTAS vfcvtasscalar_Double_precision_to_64_bit */
547 //	FCVTAU	//0x9E650000,/* FCVTAU vfcvtauscalar_Double_precision_to_64_bit */
₅₄₈ //	FMOV	//0x9E660000,/* FMOV vfmovgeneral_Double_precision_to_64_bit */
549 //	FMOV	//0x9E670000,/* FMOV vfmovgeneral_64_bit_to_double_precision */

```
Opcode
                                       //BINARY Opcode
                                                                Opcodecomments
    in use
550 //
              FCVTPS
                                       //0x9E680000,/* FCVTPS
                                                                vfcvtpsscalar Double precision to 64 bit */
551 //
              FCVTPU
                                                                vfcvtpuscalar Double precision to 64 bit */
                                       //0x9E690000./* FCVTPU
552 II
              FCVTMS
                                       //0x9E700000,/* FCVTMS
                                                                 vfcvtmsscalar Double precision to 64 bit */
553 //
              FCVTMU
                                       //0x9E710000./* FCVTMU
                                                                 vfcvtmuscalar Double precision to 64 bit */
554 //
              FCVTZS
                                       //0x9E780000,/* FCVTZS
                                                                vfcvtzsscalar integer Double precision to 64 bit */
555 II
              FCVTZU
                                       //0x9E790000./* FCVTZU
                                                                vfcvtzuscalar integer Double precision to 64 bit */
556 //
              FMOV
                                       //0x9EAE0000,/* FMOV
                                                                vfmovgeneral Top half of 128 bit to 64 bit */
557 //
              FMOV
                                       //0x9EAF0000,/* FMOV
                                                                vfmovgeneral 64 bit to top half of 128 bit */
558 II
           Floating-point data-processin /* Floating-point data-processing (3 source) */
559 //
              FMADD
                                       //0x1F000000,/* FMADD
                                                                vfmaddSingle precision */
560 //
              FMSUB
                                       //0x1F008000,/* FMSUB
                                                                vfmsubSingle precision */
561 //
              FNMADD
                                       //0x1F200000,/* FNMADD
                                                                 vfnmaddSingle precision */
562 //
              FNMSUB
                                       //0x1F208000,/* FNMSUB
                                                                 vfnmsubSingle precision */
563 //
              FMADD
                                       //0x1F400000,/* FMADD
                                                                vfmaddDouble precision */
564 //
              FMSUB
                                       //0x1F408000,/* FMSUB
                                                                vfmsubDouble precision */
565 //
              FNMADD
                                       //0x1F600000,/* FNMADD
                                                                 vfnmaddDouble precision */
566 //
              FNMSUB
                                       //0x1F608000,/* FNMSUB
                                                                 vfnmsubDouble precision */
567 //
          AdvSIMD scalar three same
                                       /* AdvSIMD scalar three same */
568 //
              SQADD
                                       //0x5E200C00./* SQADD
                                                                vsqaddScalar */
569 //
              SQSUB
                                                                vsqsubScalar */
                                       //0x5E202C00,/* SQSUB
570 //
              CMGT
                                       //0x5E203400,/* CMGT
                                                                vcmgtregister Scalar */
571 //
              CMGE
                                       //0x5E203C00./* CMGE
                                                                vcmgeregister Scalar */
572 //
              SSHL
                                       //0x5E204400./* SSHL
                                                               vsshlScalar */
573 //
              SQSHL
                                       //0x5E204C00,/* SQSHL
                                                                vsgshlregister Scalar */
574 //
              SRSHL
                                       //0x5E205400,/* SRSHL
                                                                vsrshlScalar */
575 //
              SQRSHL
                                       //0x5E205C00,/* SQRSHL
                                                                 vsqrshlScalar */
576 //
              ADD
                                       //0x5E208400,/* ADD
                                                              vaddvector Scalar */
577 //
              CMTST
                                       //0x5E208C00,/* CMTST
                                                                vcmtstScalar */
578 //
              SQDMULH
                                       //0x5E20B400,/* SQDMULH vsqdmulhvector Scalar */
579 //
              FMULX
                                                                vfmulxScalar */
                                       //0x5E20DC00,/* FMULX
580 //
              FCMEQ
                                       //0x5E20E400,/* FCMEQ
                                                                 vfcmegregister Scalar */
581 //
              FRECPS
                                                                 vfrecpsScalar */
                                       //0x5E20FC00,/* FRECPS
582 //
              FRSQRTS
                                       //0x5EA0FC00,/* FRSQRTS vfrsqrtsScalar */
583 II
              UQADD
                                                                vuqaddScalar */
                                       //0x7E200C00,/* UQADD
```

```
Opcode
                                        //BINARY Opcode
                                                                 Opcodecomments
    in use
584 //
              UQSUB
                                        //0x7E202C00,/* UQSUB
                                                                 vuqsubScalar */
585 II
              CMHI
                                                               vcmhiregister Scalar */
                                        //0x7E203400,/* CMHI
586 //
              CMHS
                                        //0x7E203C00,/* CMHS
                                                                 vcmhsregister Scalar */
587 //
              USHL
                                        //0x7E204400,/* USHL
                                                                vushlScalar */
588 II
              UQSHL
                                        //0x7E204C00,/* UQSHL
                                                                 vuqshlregister Scalar */
589 II
              URSHL
                                        //0x7E205400./* URSHL
                                                                vurshlScalar */
590 //
              UQRSHL
                                        //0x7E205C00,/* UQRSHL
                                                                 vuqrshlScalar */
591 //
              SUB
                                        //0x7E208400,/* SUB
                                                               vsubvector Scalar */
592 //
              CMEQ
                                        //0x7E208C00,/* CMEQ
                                                                 vcmegregister Scalar */
593 //
              SQRDMULH
                                        //0x7E20B400,/* SQRDMULH vsgrdmulhvector Scalar */
594 ||
              FCMGE
                                        //0x7E20E400,/* FCMGE
                                                                 vfcmgeregister Scalar */
595 II
              FACGE
                                                                 vfacgeScalar */
                                        //0x7E20EC00,/* FACGE
596 //
              FABD
                                        //0x7EA0D400,/* FABD
                                                                vfabdScalar */
597 //
              FCMGT
                                        //0x7EA0E400,/* FCMGT
                                                                 vfcmgtregister Scalar */
598 II
              FACGT
                                                                 vfacgtScalar */
                                        //0x7EA0EC00,/* FACGT
599 II
           AdvSIMD scalar three differer /* AdvSIMD scalar three different */
600 //
              SQDMLAL
                                        //0x5E209000,/* SQDMLAL vsqdmlalvector Scalarwrites to low half of the dest.
601 //
              SQDMLAL2
                                        //0x5E209000,/* SQDMLAL2 vsqdmlal2vector Scalarwrites to high half of the det
602 //
              SQDMLSL
                                        //0x5E20B000,/* SQDMLSL vsqdmlslvector_Scalarwrites to low half of the dest.
603 //
              SQDMLSL2
                                        //0x5E20B000,/* SQDMLSL2 vsqdmlsl2vector Scalarwrites to high half of the de-
604 //
              SQDMULL
                                        //0x5E20D000,/* SQDMULL vsqdmullvector Scalarwrites to low half of the dest.
605 //
              SQDMULL2
                                        //0x5E20D000,/* SQDMULL2 vsqdmull2vector Scalarwrites to high half of the de
606 //
           AdvSIMD scalar two-reg misc /* AdvSIMD scalar two-reg misc */
607 II
              SUQADD
                                        //0x5E203800,/* SUQADD
                                                                  vsugaddScalar */
608 //
                                                                 vsqabsScalar */
              SQABS
                                        //0x5E207800,/* SQABS
609 //
              CMGT
                                        //0x5E208800,/* CMGT
                                                                vcmgtzero Scalar */
610 II
              CMEQ
                                        //0x5E209800,/* CMEQ
                                                                vcmegzero Scalar */
611 ||
              CMLT
                                        //0x5E20A800,/* CMLT
                                                                vcmltzero Scalar */
612 //
              ABS
                                        //0x5E20B800,/* ABS
                                                               vabsScalar */
613 //
              SQXTN
                                        //0x5E214800,/* SQXTN
                                                                 vsgxtnScalarwrites to low half of the dest. register & cl
614 II
              SQXTN2
                                        //0x5E214800,/* SQXTN2
                                                                 vsgxtn2Scalarwrites to high half of the dest. register &
615 //
              FCVTNS
                                        //0x5E21A800,/* FCVTNS
                                                                 vfcvtnsvector Scalar */
616 //
              FCVTMS
                                        //0x5E21B800,/* FCVTMS
                                                                  vfcvtmsvector Scalar */
617 //
              FCVTAS
                                        //0x5E21C800,/* FCVTAS vfcvtasvector Scalar */
```

```
Opcode
                                        //BINARY Opcode
                                                                 Opcodecomments
    in use
618 //
              SCVTF
                                        //0x5E21D800,/* SCVTF
                                                                 vscvtfvector_integer_Scalar */
619 II
              FCMGT
                                                                 vfcmgtzero Scalar */
                                        //0x5EA0C800./* FCMGT
620 //
              FCMEQ
                                        //0x5EA0D800,/* FCMEQ
                                                                 vfcmeqzero_Scalar */
621 //
              FCMLT
                                        //0x5EA0E800,/* FCMLT
                                                                 vfcmltzero Scalar */
622 //
              FCVTPS
                                        //0x5EA1A800,/* FCVTPS
                                                                 vfcvtpsvector Scalar */
623 II
              FCVTZS
                                        //0x5EA1B800./* FCVTZS
                                                                 vfcvtzsvector integer Scalar */
624 //
              FRECPE
                                        //0x5EA1D800,/* FRECPE
                                                                 vfrecpeScalar */
625 II
              FRECPX
                                        //0x5EA1F800,/* FRECPX
                                                                 frecpx */
626 //
              USQADD
                                        //0x7E203800,/* USQADD
                                                                 vusqaddScalar */
627 //
              SQNEG
                                        //0x7E207800,/* SQNEG
                                                                 vsqnegScalar */
628 //
              CMGE
                                        //0x7E208800,/* CMGE
                                                                vcmgezero Scalar */
629 II
              CMLE
                                                                vcmlezero_Scalar */
                                        //0x7E209800,/* CMLE
630 //
              NEG
                                                               vnegvector Scalar */
                                        //0x7E20B800,/* NEG
631 II
              SQXTUN
                                        //0x7E212800,/* SQXTUN
                                                                 vsgxtunScalarwrites to low half of the dest. register &
632 //
              SQXTUN2
                                        //0x7E212800,/* SQXTUN2 vsqxtun2Scalarwrites to high half of the dest. registe
633 //
              UQXTN
                                        //0x7E214800,/* UQXTN
                                                                 vugxtnScalarwrites to low half of the dest. register & c
634 //
              UQXTN2
                                        //0x7E214800,/* UQXTN2
                                                                 vugxtn2Scalarwrites to high half of the dest. register &
635 |
              FCVTXN
                                        //0x7E216800,/* FCVTXN
                                                                 vfcvtxnScalarwrites to low half of the dest. register & (
636 //
              FCVTXN2
                                                                 vfcvtxn2Scalarwrites to high half of the dest. register
                                        //0x7E216800,/* FCVTXN2
637 II
              FCVTNU
                                        //0x7E21A800,/* FCVTNU
                                                                 vfcvtnuvector Scalar */
638 II
              FCVTMU
                                        //0x7E21B800,/* FCVTMU
                                                                 vfcvtmuvector Scalar */
639 II
              FCVTAU
                                        //0x7E21C800./* FCVTAU
                                                                 vfcvtauvector Scalar */
640 //
              UCVTF
                                        //0x7E21D800./* UCVTF
                                                                 vucvtfvector integer Scalar */
641 //
              FCMGE
                                        //0x7EA0C800,/* FCMGE
                                                                 vfcmgezero Scalar */
642 II
              FCMLE
                                        //0x7EA0D800,/* FCMLE
                                                                 vfcmlezero Scalar */
643 //
              FCVTPU
                                        //0x7EA1A800,/* FCVTPU
                                                                 vfcvtpuvector Scalar */
644 //
              FCVTZU
                                        //0x7EA1B800,/* FCVTZU
                                                                 vfcvtzuvector integer Scalar */
645 //
              FRSQRTE
                                        //0x7EA1D800,/* FRSQRTE vfrsqrteScalar */
646 //
           AdvSIMD scalar pairwise
                                        /* AdvSIMD scalar pairwise */
647 //
              ADDP
                                                                addpscalar */
                                        //0x5E31B800,/* ADDP
648 II
              FMAXNMP
                                        //0x7E30C800,/* FMAXNMP fmaxnmpscalar */
649 //
              FADDP
                                        //0x7E30D800,/* FADDP
                                                                 faddpscalar */
650 //
              FMAXP
                                        //0x7E30F800,/* FMAXP
                                                                 fmaxpscalar */
651 //
              FMINNMP
                                        //0x7EB0C800,/* FMINNMP fminnmpscalar */
```

```
in use Opcode
                                                                Opcodecomments
                                       //BINARY Opcode
1
652 //
              FMINP
                                       //0x7EB0F800,/* FMINP
                                                               fminpscalar */
653 //
           AdvSIMD scalar copy
                                       /* AdvSIMD scalar copy */
654 II
              DUP
                                       //0x5E000400,/* DUP
                                                              vdupelement Scalar */
655 //
           AdvSIMD scalar x indexed ele /* AdvSIMD scalar x indexed element */
656 II
              SQDMLAL
                                       //0x5F003000,/* SQDMLAL vsqdmlalby element Scalar */
657 //
              SQDMLAL2
                                       //0x5F003000,/* SQDMLAL2 vsqdmlal2by element Scalar */
658 II
              SQDMLSL
                                       //0x5F007000,/* SQDMLSL vsqdmlslby element Scalar */
659 II
              SQDMLSL2
                                       //0x5F007000,/* SQDMLSL2 vsqdmlsl2by element Scalar */
660 //
              SQDMULL
                                       //0x5F00B000,/* SQDMULL vsqdmullby element Scalar */
661 //
              SQDMULL2
                                       //0x5F00B000,/* SQDMULL2 vsqdmull2by element Scalar */
662 //
              SQDMULH
                                       //0x5F00C000,/* SQDMULH vsqdmulhby element Scalar */
663 //
              SQRDMULH
                                       //0x5F00D000,/* SQRDMULH vsgrdmulhby element Scalar */
664 //
              FMLA
                                                              vfmlaby element Scalar */
                                       //0x5F801000,/* FMLA
665 //
              FMLS
                                       //0x5F805000,/* FMLS
                                                              vfmlsby element Scalar */
666 //
              FMUL
                                       //0x5F809000,/* FMUL
                                                               vfmulby element Scalar */
667 II
              FMULX
                                       //0x7F809000,/* FMULX
                                                               vfmulxby_element_Scalar */
668 //
           AdvSIMD scalar shift by imme /* AdvSIMD scalar shift by immediate */
669 //
              SSHR
                                       //0x5F000400,/* SSHR
                                                               vsshrScalarimmh!= 0000 */
670 //
              SSRA
                                       //0x5F001400,/* SSRA
                                                               vssraScalarimmh != 0000 */
671 //
              SRSHR
                                       //0x5F002400,/* SRSHR
                                                               vsrshrScalarimmh != 0000 */
672 //
              SRSRA
                                       //0x5F003400./* SRSRA
                                                               vsrsraScalarimmh != 0000 */
673 //
              SHL
                                       //0x5F005400./* SHL
                                                              vshlScalarimmh != 0000 */
674 ||
              SQSHL
                                       //0x5F007400./* SQSHL
                                                               vsgshlimmediate Scalarimmh != 0000 */
675 II
              SQSHRN
                                       //0x5F009400,/* SQSHRN
                                                                vsgshrnScalarimmh != 0000 */
676 //
              SQSHRN2
                                       //0x5F009400,/* SQSHRN2 vsqshrn2Scalarimmh != 0000 */
677 //
                                       //0x5F009C00,/* SQRSHRN vsqrshrnScalarimmh != 0000 */
              SQRSHRN
678 ||
              SQRSHRN2
                                       //0x5F009C00,/* SQRSHRN2 vsgrshrn2Scalarimmh != 0000 */
679 ||
              SCVTF
                                       //0x5F00E400,/* SCVTF
                                                               vscvtfvector fixed point Scalarimmh != 0000 */
680 //
              FCVTZS
                                       //0x5F00FC00,/* FCVTZS
                                                                vfcvtzsvector fixed point Scalarimmh != 0000 */
681 //
              USHR
                                       //0x7F000400,/* USHR
                                                               vushrScalarimmh != 0000 */
682 //
              USRA
                                       //0x7F001400,/* USRA
                                                               vusraScalarimmh!= 0000 */
683 II
              URSHR
                                       //0x7F002400,/* URSHR
                                                               vurshrScalarimmh != 0000 */
684 II
              URSRA
                                       //0x7F003400,/* URSRA
                                                               vursraScalarimmh != 0000 */
685 II
              SRI
                                       //0x7F004400,/* SRI
                                                             vsriScalarimmh != 0000 */
```

```
Opcode
                                                              Opcodecomments
   in use
                                      //BINARY Opcode
686 II
             SLI
                                      //0x7F005400./* SLI
                                                           vsliScalarimmh != 0000 */
687 //
             SQSHLU
                                      //0x7F006400./* SQSHLU
                                                              vsqshluScalarimmh != 0000 */
688 II
             UQSHL
                                      //0x7F007400,/* UQSHL vugshlimmediate Scalarimmh != 0000 */
689 II
             SQSHRUN
                                      //0x7F008400,/* SQSHRUN vsqshrunScalarimmh != 0000 */
690 //
             SQSHRUN2
                                      //0x7F008400,/* SQSHRUN2 vsgshrun2Scalarimmh != 0000 */
691 II
             SQRSHRUN
                                      //0x7F008C00,/* SQRSHRUN vsgrshrunScalarimmh != 0000 */
692 //
             SQRSHRUN2
                                      //0x7F008C00,/* SQRSHRUN2 vsgrshrun2Scalarimmh != 0000 */
693 II
             UQSHRN
                                      //0x7F009400,/* UQSHRN vugshrnScalarimmh != 0000 */
694 ||
             UQRSHRN
                                      //0x7F009C00,/* UQRSHRN vugrshrnScalarimmh != 0000 */
695 //
             UQRSHRN2
                                      //0x7F009C00,/* UQRSHRN2 vugrshrn2Scalarimmh != 0000 */
696 //
             UCVTF
                                      //0x7F00E400,/* UCVTF
                                                              vucvtfvector fixed point Scalarimmh!= 0000 */
697 //
             FCVTZU
                                      //0x7F00FC00,/* FCVTZU vfcvtzuvector fixed point Scalarimmh != 0000 */
698 //
          Crypto three-reg SHA
                                      /* Crypto three-reg SHA */
699 //
             SHA1C
                                      //0x5E000000,/* SHA1C
                                                            sha1c */
700 //
             SHA1P
                                      //0x5E001000,/* SHA1P
                                                             sha1p */
701 //
             SHA1M
                                      //0x5E002000,/* SHA1M
                                                              sha1m */
702 //
             SHA1SU0
                                      //0x5E003000,/* SHA1SU0 sha1su0 */
703 ||
             SHA256H
                                      //0x5E004000,/* SHA256H sha256h */
704 II
             SHA256H2
                                      //0x5E005000,/* SHA256H2 sha256h2 */
705 //
             SHA256SU1
                                      //0x5E006000./* SHA256SU1 sha256su1 */
706 //
          Crypto two-reg SHA
                                      /* Crypto two-reg SHA */
707 //
             SHA1H
                                      //0x5E280800,/* SHA1H sha1h */
708 II
             SHA1SU1
                                      //0x5E281800./* SHA1SU1 sha1su1 */
709 II
             SHA256SU0
                                      //0x5E282800,/* SHA256SU0 sha256su0 */
710 //
          Crypto AES
                                      /* Crypto AES */
711 //
             AESE
                                      //0x4E284800,/* AESE
                                                             aese */
712 //
             AESD
                                      //0x4E285800,/* AESD
                                                             aesd */
713 ||
             AESMC
                                      //0x4E286800,/* AESMC
                                                              aesmc */
714 //
             AFSIMC
                                      //0x4E287800,/* AESIMC
                                                              aesimc */
715 //
          AdvSIMD three same
                                      /* AdvSIMD three same */
716 //
             SHADD
                                      //0x0E200400,/* SHADD
                                                              shadd */
717 []
             SQADD
                                      //0x0E200C00,/* SQADD
                                                              vsqaddVector */
718 //
             SRHADD
                                      //0x0E201400,/* SRHADD
                                                               srhadd */
719 //
             SHSUB
                                      //0x0E202400,/* SHSUB
                                                              shsub */
```

```
Opcode
                                       //BINARY Opcode
                                                                Opcodecomments
    in use
720 //
              SQSUB
                                       //0x0E202C00,/* SQSUB
                                                                vsqsubVector */
721 //
              CMGT
                                                               vcmgtregister Vector */
                                       //0x0E203400,/* CMGT
722 ]
              CMGE
                                       //0x0E203C00,/* CMGE
                                                                vcmgeregister Vector */
723 //
              SSHL Vector
                                       //0x0E204400,/* SSHL Vectosshl vector */
724 ||
              SQSHL
                                       //0x0E204C00,/* SQSHL
                                                                vsgshlregister Vector */
725 //
              SRSHL
                                       //0x0E205400,/* SRSHL
                                                               vsrshlVector */
726 //
              SQRSHL
                                       //0x0E205C00,/* SQRSHL vsgrshlVector */
727 ||
              SMAX
                                       //0x0E206400,/* SMAX
                                                               smax */
728 II
              SMIN
                                       //0x0E206C00,/* SMIN
                                                               smin */
729 II
              SABD
                                       //0x0E207400,/* SABD
                                                               sabd */
730 II
              SABA
                                       //0x0E207C00,/* SABA
                                                               saba */
731 //
              ADD
                                       //0x0E208400,/* ADD
                                                              vaddvector Vector */
732 II
              CMTST
                                       //0x0E208C00,/* CMTST
                                                                vcmtstVector */
733 II
              MLA
                                       //0x0E209400,/* MLA
                                                              mlavector */
734 //
              MUL
                                       //0x0E209C00,/* MUL
                                                              mulvector */
735 II
              SMAXP
                                       //0x0E20A400,/* SMAXP
                                                                smaxp */
736 //
              SMINP
                                                               sminp */
                                       //0x0E20AC00,/* SMINP
                                       //0x0E20B400,/* SQDMULH vsqdmulhvector_Vector */
737 ||
              SQDMULH
738 ||
              ADDP
                                       //0x0E20BC00,/* ADDP
                                                               addpvector */
739 //
              FMAXNM
                                                                fmaxnmvector */
                                       //0x0E20C400,/* FMAXNM
740 //
              FMLA
                                       //0x0E20CC00,/* FMLA
                                                               fmlavector */
741 //
              FADD
                                       //0x0E20D400,/* FADD
                                                               faddvector */
742 II
              FMULX
                                       //0x0E20DC00,/* FMULX
                                                                vfmulxVector */
                                                                vfcmeqregister_Vector */
743 ||
              FCMEQ
                                       //0x0E20E400,/* FCMEQ
744 ||
              FMAX
                                       //0x0E20F400,/* FMAX
                                                               fmaxvector */
745 //
              FRECPS
                                       //0x0E20FC00,/* FRECPS
                                                               vfrecpsVector */
746 //
              AND
                                       //0x0E201C00,/* AND
                                                              andvector */
747 ||
              BIC
                                       //0x0E601C00,/* BIC
                                                              bicvector register */
748 ||
              FMINNM
                                       //0x0EA0C400,/* FMINNM fminnmvector */
749 ||
              FMLS
                                       //0x0EA0CC00,/* FMLS
                                                               fmlsvector */
750 //
              FSUB
                                       //0x0EA0D400,/* FSUB
                                                               fsubvector */
751 //
              FMIN
                                       //0x0EA0F400,/* FMIN
                                                               fminvector */
752 //
              FRSQRTS
                                       //0x0EA0FC00,/* FRSQRTS vfrsqrtsVector */
753 //
              ORR
                                       //0x0EA01C00,/* ORR
                                                               orrvector_register */
```

```
Opcode
                                      //BINARY Opcode
                                                               Opcodecomments
    in use
754 //
              ORN
                                       //0x0EE01C00,/* ORN
                                                              ornvector */
755 //
              UHADD
                                       //0x2E200400,/* UHADD
                                                               uhadd */
756 //
             UQADD
                                       //0x2E200C00,/* UQADD
                                                               vuqaddVector */
757 ||
              URHADD
                                       //0x2E201400./* URHADD urhadd */
758 ||
             UHSUB
                                       //0x2E202400,/* UHSUB
                                                               uhsub */
759 //
             UQSUB
                                       //0x2E202C00./* UQSUB
                                                               vuqsubVector */
760 //
              CMHI
                                       //0x2E203400,/* CMHI
                                                             vcmhiregister Vector */
                                                              vcmhsregister Vector */
761 //
              CMHS
                                       //0x2E203C00,/* CMHS
762 //
              USHL
                                                              vushIVector */
                                       //0x2E204400,/* USHL
763 II
                                                               vuqshlregister Vector */
             UQSHL
                                       //0x2E204C00,/* UQSHL
764 //
             URSHL
                                                              vurshIVector */
                                       //0x2E205400,/* URSHL
765 //
             UQRSHL
                                       //0x2E205C00,/* UQRSHL vugrshlVector */
766 //
             UMAX
                                       //0x2E206400,/* UMAX
                                                              umax */
767 //
              UMIN
                                       //0x2E206C00,/* UMIN
                                                              umin */
768 II
             UABD
                                       //0x2E207400,/* UABD
                                                              uabd */
769 //
             UABA
                                       //0x2E207C00,/* UABA
                                                              uaba */
770 //
              SUB
                                       //0x2E208400,/* SUB
                                                             vsubvector Vector */
771 //
                                                              vcmeqregister_Vector */
              CMEQ
                                       //0x2E208C00,/* CMEQ
772 ||
             MLS
                                       //0x2E209400,/* MLS
                                                             mlsvector */
773 ||
              PMUL
                                       //0x2E209C00,/* PMUL
                                                              pmul */
774 ||
                                                               umaxp */
             UMAXP
                                       //0x2E20A400,/* UMAXP
775 ||
             UMINP
                                       //0x2E20AC00,/* UMINP
                                                               uminp */
776 II
                                      //0x2E20B400,/* SQRDMULH vsgrdmulhvector Vector */
              SQRDMULH
777 ||
              FMAXNMP
                                       //0x2E20C400,/* FMAXNMP fmaxnmpvector */
778 II
              FADDP
                                       //0x2E20D400,/* FADDP
                                                               faddpvector */
779 //
              FMUL
                                       //0x2E20DC00,/* FMUL
                                                              fmulvector */
780 II
              FCMGE
                                       //0x2E20E400,/* FCMGE
                                                               vfcmgeregister Vector */
781 //
              FACGE
                                       //0x2E20EC00,/* FACGE
                                                               vfacgeVector */
782 II
              FMAXP
                                       //0x2E20F400,/* FMAXP
                                                               fmaxpvector */
783 //
              FDIV
                                       //0x2E20FC00,/* FDIV
                                                             fdivvector */
784 ||
              EOR
                                       //0x2E201C00,/* EOR
                                                              eorvector */
785 ||
              BSL
                                                             bsl */
                                       //0x2E601C00,/* BSL
786 //
              FMINNMP
                                       //0x2EA0C400,/* FMINNMP fminnmpvector */
787 //
              FABD
                                       //0x2EA0D400,/* FABD
                                                              vfabdVector */
```

FCMGT	1	in_use	Opcode	//BINARY Opcode Opcodecomments
FMINP	788	<i>II</i>	FCMGT	//0x2EA0E400,/* FCMGT vfcmgtregister_Vector */
BIF	789	<i>II</i>	FACGT	//0x2EA0EC00,/* FACGT vfacgtVector */
BIF	790	<i>II</i>	FMINP	//0x2EA0F400,/* FMINP fminpvector */
AdvSIMD three different AdvSIMD three dest. register & clears the addhnwrites to low half of the dest. register & clears the adadhnwrites to low half of the dest. register & clears the adadhnwrites to low half of the dest. register & clears the adadhnwrites to low half of the dest. register & clears the adadhnwrites to low half of the dest. register & clears the adadhnwrites to low half of the dest. register & clears the adadh	791	<i>II</i>	BIT	//0x2EA01C00,/* BIT bit */
794 // SADDL //0x0E200000,/* SADDL saddlwrites to low half of the dest. register & clears the saddl2writes to high half of the dest. register & clears the saddl2writes to low half of the dest. register & clears the saddl2writes to low half of the dest. register & clears the saddl2writes to low half of the dest. register & clears the saddl2writes to low half of the dest. register & clears the saddl2writes to low half of the dest. register & clears the saddl2writes to low half of the dest. register & clears the subwrites to low half of the dest. register & cle	792	<i>II</i>	BIF	//0x2EE01C00,/* BIF bif */
795 SADDL2	793	// Ac	IvSIMD three different	/* AdvSIMD three different */
SADDW	794	<i>II</i>	SADDL	//0x0E200000,/* SADDL saddlwrites to low half of the dest. register & clears the
797 // SADDW2 //0x4E201000,/* SADDW2 saddw2writes to high half of the dest. register & don't register & don't to sublay rites to high half of the dest. register & clears the sublay rites to high half of the dest. register & clears the sublay rites to high half of the dest. register & clears the sublay rites to high half of the dest. register & clears the sublay rites to high half of the dest. register & don't to sublay rites to high half of the dest. register & clears the sublay rites to high half of the dest. register & clears the sublay rites to high half of the dest. register & don't to high half of the dest. register & don't register & don'	795	<i>II</i>	SADDL2	//0x4E200000,/* SADDL2 saddl2writes to high half of the dest. register & don't to
SSUBL	796	<i>II</i>	SADDW	//0x0E201000,/* SADDW saddwwrites to low half of the dest. register & clears t
SSUBL2 //0x4E202000,/* SSUBL2 ssubl2writes to high half of the dest. register & don't to ssubwrites to low half of the dest. register & clears the subwrites to low half of the dest. register & clears the subwrites to low half of the dest. register & clears the subwrites to low half of the dest. register & clears the subwrites to low half of the dest. register & clears the subwrites to low half of the dest. register & clears the subwrites to low half of the dest. register & clears the subwrites to low half of the dest. register & clears the subwrites to low half of the dest. register & don't to subwrites to low half of the dest. register & clears the subwrites to low half of the dest. register & don't to subwrites to low half of the dest. register & don't to subwrites to low half of the dest. register & don't to subwrites to low half of the dest. register & don't to subwrites to low half of the dest. register & don't to subwrites to low half of the dest. register & don't to subwrites to low half of the dest. register & don't to subwrites to low half of the dest. register & don't to subwrites to low half of the dest. register & don't to subwrites to low half of the dest. register & don't to subwrites to low half of the dest. register & don't to subwrites to low half of the dest. register & don't to subwrites to low half of the dest. register & don't to subwrites to low half of the dest. register & don't to subwrites to low half of the dest. register & don't to subwrites to low half of the dest. register & don't to subwrites to low half of the dest. register & don't to subwrites to low half of the dest. register & don't to subwrites to low half of the dest. register & don't to high half of the dest. register & don't to high half of the dest. register & don't to subwrites to low half of the dest. register & don't to high half of the dest. register & don't to high half of the dest. register & don't to high half of the dest. register & don't to high half of the dest. register & don't to high half of the dest. registe	797	<i>II</i>	SADDW2	//0x4E201000,/* SADDW2 saddw2writes to high half of the dest. register & don't
SSUBW //0x0E203000,/* SSUBW ssubwwrites to low half of the dest. register & clears the subway subwwrites to low half of the dest. register & clears the subway writes to low half of the dest. register & clears the sub	798	<i>II</i>	SSUBL	//0x0E202000,/* SSUBL ssublwrites to low half of the dest. register & clears the
SSUBW2 //0x4E203000,/* SSUBW2 ssubw2writes to high half of the dest. register & don't addhnwrites to low half of the dest. register & clears the sabalwrites to low half of the dest. register & clears the sabalwrites to low half of the dest. register & clears the sabalwrites to low half of the dest. register & clears the sabalwrites to low half of the dest. register & don't sabalwrites to low half of the dest. register & don't to sabalwrites to low half of the dest. register & clears the sabalwrites to low half of the dest. register & don't to subhnwrites to low half of the dest. register & don't to high half of the dest. register & don't to subhnwrites to low half of th			SSUBL2	//0x4E202000,/* SSUBL2 ssubl2writes to high half of the dest. register & don't to
ADDHN //0x0E204000,/* ADDHN addhnwrites to low half of the dest. register & clears the addhn2writes to high half of the dest. register & don't addhn2writes to high half of the dest. register & don't to sabal2writes to high half of the dest. register & clears the sabalwrites to low half of the dest. register & clears the sabalwrites to low half of the dest. register & clears the sabalwrites to low half of the dest. register & clears the sabalwrites to low half of the dest. register & clears the sabalwrites to low half of the dest. register & clears the subhn2writes to high half of the dest. register & don't to subhn2writes to high half of the dest. register & clears the sabdlwrites to low half of the dest. register & don't to subhn2writes to high half of the dest. register & clears the sabdlwrites to low half of the dest. register & clears the sabdlwrites to low half of the dest. register & clears the sabdlwrites to low half of the dest. register & clears the sabdlwrites to low half of the dest. register & clears the sabdlwrites to low half of the dest. register & clears the sabdlwrites to low half of the dest. register & clears the sabdlwrites to low half of the dest. register & clears the sabdlwrites to low half of the dest. register & clears the sabdlwrites to low half of the dest. register & clears the sabdlwrites to low half of the dest. register & clears the sabdlwrites to low half of the dest. register & clears the sabdlwrites to low half of the dest. register & clears the sabdlwrites to low half of the dest. register & clears the sabdlwrites to low half of the dest. register & clears the subhn2writes to low half of the dest. register & clears the sabdlwrites to low half of the dest. register & clears the subhn2writes to low half of the dest. register & clears the subhn2writes to low half of the dest. register & clears the subhn2writes to low half of the dest. register & clears the subhn2writes to low half of the dest. register & clears the subhn2writes to low half of the dest. register & clears the sabdl			SSUBW	//0x0E203000,/* SSUBW ssubwwrites to low half of the dest. register & clears t
ADDHN2 //0x4E204000,/* ADDHN2 addhn2writes to high half of the dest. register & don't sabal. //0x0E205000,/* SABAL sabalwrites to low half of the dest. register & clears the sabalwrites to low half of the dest. register & clears the sabalwrites to low half of the dest. register & don't to sabalwrites to low half of the dest. register & clears the sabalwrites to low half of the dest. register & clears the sabalwrites to low half of the dest. register & clears the subhnwrites to low half of the dest. register & don't to subhnwrites to low half of the dest. register & don't to subhnwrites to low half of the dest. register & don't to sabalwrites to low half of the dest. reg	801	<i>II</i>	SSUBW2	//0x4E203000,/* SSUBW2 ssubw2writes to high half of the dest. register & don't
SABAL //0x0E205000,/* SABAL sabalwrites to low half of the dest. register & clears the SABAL2 //0x4E205000,/* SABAL2 sabalwrites to low half of the dest. register & clears the sabalwrites to low half of the dest. register & clears the subhnwrites to low half of the dest. register & clears the subhnwrites to low half of the dest. register & clears the subhnwrites to low half of the dest. register & clears the subhnwrites to low half of the dest. register & don't to subhnwrites to low half of the dest. register & clears the sabdlwrites to high half of the dest. register & don't to subhnwrites to low half of the dest. register & don't to subhnwrites to low half of the dest. register & don't to subhnwrites to low half of the dest. register & don't to subhnwrites to low half of the dest. register & don't to subhnwrites to low half of the dest. register & don't to subhnwrites to low half of the dest. register & don't to subhnwrites to low half of the dest. register & clears the subhnwrites to low half of the dest. register & don't to subhnwrites to low half of the dest. register & clears the subhnwrites to low half of the dest. register & clears the subhnwrites to low half of the dest. register & clears the subhnwrites to low half of the dest. register & clears the subhnwrites to low half of the dest. register & clears the subhnwrites to low half of the dest. register & clears the subhnwrites to low half of the dest. register & clears the subhnwrites to low half of the dest. register & clears the subhnwrites to low half of the dest. register & clears the subhnwrites to low half of the dest. register & clears the subhnwrites to low half of the dest. register & clears the subhnwrites to low half of the dest. register & clears the subhnwrites to low half of the dest. register & clears the subhnwrites to low half of the dest. register & clears the subhnwrites to low half of the dest. register & clears the subhnwrites to low half of the dest. register & clears the subhnwrites to low half of the dest. register & clears the	802	<i>II</i>	ADDHN	//0x0E204000,/* ADDHN addhnwrites to low half of the dest. register & clears the
SABAL2 //0x4E205000,/* SABAL2 sabal2writes to high half of the dest. register & don't to SUBHN //0x0E206000,/* SUBHN subhnwrites to low half of the dest. register & clears the subhnover subhnover to high half of the dest. register & don't to subhnover to high half of the dest. register & don't to subhnover to high half of the dest. register & don't to subhnover to high half of the dest. register & don't to subhnover to high half of the dest. register & don't to subhnover to high half of the dest. register & don't to subhnover to high half of the dest. register & don't to subhnover to high half of the dest. register & don't to subhnover to high half of the dest. register & don't to subhnover to high half of the dest. register & don't to subhnover to high half of the dest. register & don't to subhnover to high half of the dest. register & don't to subhnover to high half of the dest. register & don't to subhnover to high half of the dest. register & don't to subhnover to high half of the dest. register & don't to subhnover to high half of the dest. register & don't to high half of the dest. register & don't to subhnover to high half of the dest. register & don't to high	803	<i>II</i>	ADDHN2	//0x4E204000,/* ADDHN2 addhn2writes to high half of the dest. register & don't
SUBHN //0x0E206000,/* SUBHN subhnwrites to low half of the dest. register & clears the subhn2writes to high half of the dest. register & don't subhn2writes to high half of the dest. register & don't subhn2writes to low half of the dest. register & don't subhn2writes to low half of the dest. register & don't subhn2writes to low half of the dest. register & don't to subhn2writes to low half of the dest. register & don't to subhn2writes to high half of the dest. register & don't to subhn2writes to low half of the dest. register & don't to subhn2writes to low half of the dest. register & dest. subhn2writes to hig	804	<i>II</i>	SABAL	//0x0E205000,/* SABAL sabalwrites to low half of the dest. register & clears the
807 // SUBHN2 //0x4E206000,/* SUBHN2 subhn2writes to high half of the dest. register & don't 808 // SABDL //0x0E207000,/* SABDL sabdlwrites to low half of the dest. register & clears the 809 // SABDL2 //0x4E207000,/* SABDL2 sabdlwrites to low half of the dest. register & don't to 810 // SMLAL //0x0E208000,/* SMLAL smlalvectorwrites to low half of the dest. register & clear 811 // SMLAL2 //0x4E208000,/* SMLAL2 smlalvectorwrites to high half of the dest. register & clear 812 // SQDMLAL //0x0E209000,/* SQDMLAL vsqdmlalvector_Vectorwrites to low half of the dest. 813 // SQDMLAL2 //0x4E209000,/* SQDMLAL2 vsqdmlalvector_Vectorwrites to high half of the dest. 814 // SMLSL //0x0E20A000,/* SMLSL smlslvectorwrites to low half of the dest. register & clear 815 // SMLSL2 //0x4E20A000,/* SMLSL2 smlslvectorwrites to high half of the dest. register & clear 816 // SQDMLSL2 //0x4E20B000,/* SQDMLSL vsqdmlslvector_Vectorwrites to low half of the dest. 817 // SQDMLSL2 //0x4E20B000,/* SQDMLSL2 vsqdmlslvector_Vectorwrites to high half of the dest. 818 // SMULL //0x0E20C000,/* SMULL smullvectorwrites to low half of the dest. register & clear 819 // SQDMULL //0x4E20C000,/* SQDMULL vsqdmullvector_Vectorwrites to low half of the dest. 820 // SQDMULL //0x0E20D000,/* SQDMULL vsqdmullvector_Vectorwrites to low half of the dest. 820 // SQDMULL //0x0E20D000,/* SQDMULL vsqdmullvector_Vectorwrites to low half of the dest. 820 // SQDMULL //0x0E20D000,/* SQDMULL vsqdmullvector_Vectorwrites to low half of the dest. 820 // SQDMULL //0x0E20D000,/* SQDMULL vsqdmullvector_Vectorwrites to low half of the dest.	805	<i>II</i>	SABAL2	//0x4E205000,/* SABAL2 sabal2writes to high half of the dest. register & don't to
SABDL //0x0E207000,/* SABDL sabdlwrites to low half of the dest. register & clears the SABDL //0x4E207000,/* SABDL2 sabdl2writes to high half of the dest. register & don't to SABDL2 //0x4E208000,/* SMLAL smlalvectorwrites to low half of the dest. register & clear the smlatch sm	806	<i>II</i>	SUBHN	//0x0E206000,/* SUBHN subhnwrites to low half of the dest. register & clears the
809 SABDL2			SUBHN2	//0x4E206000,/* SUBHN2 subhn2writes to high half of the dest. register & don't
SMLAL //0x0E208000,/* SMLAL smlalvectorwrites to low half of the dest. register & clear cl	808	<i>II</i>	SABDL	//0x0E207000,/* SABDL sabdlwrites to low half of the dest. register & clears the
811 // SMLAL2 //0x4E208000,/* SMLAL2 smlal2vectorwrites to high half of the dest. register & c 812 // SQDMLAL //0x0E209000,/* SQDMLAL vsqdmlalvector_Vectorwrites to low half of the dest. 813 // SQDMLAL2 //0x4E209000,/* SQDMLAL2 vsqdmlal2vector_Vectorwrites to high half of the dest. 814 // SMLSL //0x0E20A000,/* SMLSL smlslvectorwrites to low half of the dest. register & cleical smlsivectorwrites to high half of the dest. register & cleical smlsivectorwrites to high half of the dest. register & cleical smlsivector_Vectorwrites to low half of the dest. 816 // SQDMLSL //0x0E20B000,/* SQDMLSL vsqdmlsivector_Vectorwrites to low half of the dest. 817 // SQDMLSL2 //0x4E20B000,/* SQDMLSL2 vsqdmlsivector_Vectorwrites to high half of the dest. 818 // SMULL //0x0E20C000,/* SMULL smullvectorwrites to low half of the dest. register & cleical smullvectorwrites to high half of the dest. 819 // SQDMULL //0x0E20D000,/* SQDMULL vsqdmullvector_Vectorwrites to low half of the dest.			SABDL2	//0x4E207000,/* SABDL2 sabdl2writes to high half of the dest. register & don't to
812 // SQDMLAL //0x0E209000,/* SQDMLAL vsqdmlalvector_Vectorwrites to low half of the dest. 813 // SQDMLAL2 //0x4E209000,/* SQDMLAL2 vsqdmlal2vector_Vectorwrites to high half of the dest. 814 // SMLSL //0x0E20A000,/* SMLSL smlslvectorwrites to low half of the dest. register & cleical c			SMLAL	//0x0E208000,/* SMLAL smlalvectorwrites to low half of the dest. register & clea
813 // SQDMLAL2 //0x4E209000,/* SQDMLAL2 vsqdmlal2vector_Vectorwrites to high half of the dest. register & clei smlsty ectorwrites to low half of the dest. register & clei smlsty ectorwrites to high half of the dest. register & clei smlsty ectorwrites to high half of the dest. register & clei smlsty ector_Vectorwrites to low half of the dest. register & clei smlsty ector_Vectorwrites to low half of the dest. register & clei smlsty ector_Vectorwrites to low half of the dest. register & clei smlsty expand smlsty ector_Vectorwrites to high half of the dest. register & clei smlsty expand smlsty ector_Vectorwrites to high half of the dest. register & clei smlsty expand s			SMLAL2	//0x4E208000,/* SMLAL2 smlal2vectorwrites to high half of the dest. register & c
814 // SMLSL //0x0E20A000,/* SMLSL smlslvectorwrites to low half of the dest. register & clear 815 // SMLSL2 //0x4E20A000,/* SMLSL2 smlsl2vectorwrites to high half of the dest. register & clear 816 // SQDMLSL //0x0E20B000,/* SQDMLSL vsqdmlslvector_Vectorwrites to low half of the dest. 817 // SQDMLSL2 //0x4E20B000,/* SQDMLSL2 vsqdmlsl2vector_Vectorwrites to high half of the dest. 818 // SMULL //0x0E20C000,/* SMULL smullvectorwrites to low half of the dest. register & cle 819 // SMULL2 //0x4E20C000,/* SMULL2 smull2vectorwrites to high half of the dest. register & 820 // SQDMULL //0x0E20D000,/* SQDMULL vsqdmullvector_Vectorwrites to low half of the dest.			SQDMLAL	//0x0E209000,/* SQDMLAL vsqdmlalvector_Vectorwrites to low half of the dest.
815 // SMLSL2 //0x4E20A000,/* SMLSL2 smlsl2vectorwrites to high half of the dest. register & c 816 // SQDMLSL //0x0E20B000,/* SQDMLSL vsqdmlslvector_Vectorwrites to low half of the dest. 817 // SQDMLSL2 //0x4E20B000,/* SQDMLSL2 vsqdmlsl2vector_Vectorwrites to high half of the dest. 818 // SMULL //0x0E20C000,/* SMULL smullvectorwrites to low half of the dest. register & cle 819 // SMULL2 //0x4E20C000,/* SMULL2 smull2vectorwrites to high half of the dest. register & 820 // SQDMULL //0x0E20D000,/* SQDMULL vsqdmullvector_Vectorwrites to low half of the dest.			SQDMLAL2	//0x4E209000,/* SQDMLAL2 vsqdmlal2vector_Vectorwrites to high half of the de:
816 SQDMLSL	814	<i>II</i>	SMLSL	//0x0E20A000,/* SMLSL smlslvectorwrites to low half of the dest. register & clea
817 // SQDMLSL2 //0x4E20B000,/* SQDMLSL2 vsqdmlsl2vector_Vectorwrites to high half of the desemble 818 // SMULL //0x0E20C000,/* SMULL smullvectorwrites to low half of the dest. register & cle 819 // SMULL2 //0x4E20C000,/* SMULL2 smull2vectorwrites to high half of the dest. register & 820 // SQDMULL //0x0E20D000,/* SQDMULL vsqdmullvector_Vectorwrites to low half of the dest.			SMLSL2	//0x4E20A000,/* SMLSL2 smlsl2vectorwrites to high half of the dest. register & c
818 // SMULL //0x0E20C000,/* SMULL smullvectorwrites to low half of the dest. register & cle 819 // SMULL2 //0x4E20C000,/* SMULL2 smull2vectorwrites to high half of the dest. register & 820 // SQDMULL //0x0E20D000,/* SQDMULL vsqdmullvector_Vectorwrites to low half of the dest.			SQDMLSL	//0x0E20B000,/* SQDMLSL vsqdmlslvector_Vectorwrites to low half of the dest.
819 // SMULL2 //0x4E20C000,/* SMULL2 smull2vectorwrites to high half of the dest. register & SQDMULL //0x0E20D000,/* SQDMULL vsqdmullvector_Vectorwrites to low half of the dest.			SQDMLSL2	//0x4E20B000,/* SQDMLSL2 vsqdmlsl2vector_Vectorwrites to high half of the de-
820 // SQDMULL //0x0E20D000,/* SQDMULL vsqdmullvector_Vectorwrites to low half of the dest.				//0x0E20C000,/* SMULL smullvectorwrites to low half of the dest. register & cle
• —				//0x4E20C000,/* SMULL2 smull2vectorwrites to high half of the dest. register &
821 // SQDMULL2 //0x4E20D000,/* SQDMULL2 vsqdmull2vector_Vectorwrites to high half of the de				//0x0E20D000,/* SQDMULL vsqdmullvector_Vectorwrites to low half of the dest.
	821	<i>II</i>	SQDMULL2	//0x4E20D000,/* SQDMULL2 vsqdmull2vector_Vectorwrites to high half of the de

1 in_u	use Opcode	//BINARY Opcode Opcodecomments
822 <i> </i>	PMULL	//0x0E20E000,/* PMULL pmullwrites to low half of the dest. register & clears the
823 <i> </i>	PMULL2	//0x4E20E000,/* PMULL2 pmull2writes to high half of the dest. register & don't t
824 <i> </i>	UADDL	//0x2E200000,/* UADDL uaddlwrites to low half of the dest. register & clears the
825 //	UADDL2	//0x6E200000,/* UADDL2 uaddl2writes to high half of the dest. register & don't t
826 <i> </i>	UADDW	//0x2E201000,/* UADDW uaddwwrites to low half of the dest. register & clears i
827 //	UADDW2	//0x6E201000,/* UADDW2 uaddw2writes to high half of the dest. register & don'
828 <i> </i>	USUBL	//0x2E202000,/* USUBL usublwrites to low half of the dest. register & clears the
829 <i> </i>	USUBL2	//0x6E202000,/* USUBL2 usubl2writes to high half of the dest. register & don't to
830 //	USUBW	//0x2E203000,/* USUBW usubwwrites to low half of the dest. register & clears t
831 <i> </i>	USUBW2	//0x6E203000,/* USUBW2 usubw2writes to high half of the dest. register & don't
832 <i> </i>	RADDHN	//0x2E204000,/* RADDHN raddhnwrites to low half of the dest. register & clears
833 //	RADDHN2	//0x6E204000,/* RADDHN2 raddhn2writes to high half of the dest. register & dor
834 //	UABAL	//0x2E205000,/* UABAL uabalwrites to low half of the dest. register & clears the
835 <i> </i>	UABAL2	//0x6E205000,/* UABAL2 uabal2writes to high half of the dest. register & don't to
836 //	RSUBHN	//0x2E206000,/* RSUBHN rsubhnwrites to low half of the dest. register & clears
837 //	RSUBHN2	//0x6E206000,/* RSUBHN2 rsubhn2writes to high half of the dest. register & don
838 //	UABDL	//0x2E207000,/* UABDL uabdlwrites to low half of the dest. register & clears the
839 //	UABDL2	//0x6E207000,/* UABDL2 uabdl2writes to high half of the dest. register & don't to
840 <i> </i>	UMLAL	//0x2E208000,/* UMLAL umlalvectorwrites to low half of the dest. register & cle
841 //	UMLAL2	//0x6E208000,/* UMLAL2 umlal2vectorwrites to high half of the dest. register & -
842 //	UMLSL	//0x2E20A000,/* UMLSL umlslvectorwrites to low half of the dest. register & cle
843 //	UMLSL2	//0x6E20A000,/* UMLSL2 umlsl2vectorwrites to high half of the dest. register &
844 <i> </i>	UMULL	//0x2E20C000,/* UMULL umullvectorwrites to low half of the dest. register & cle
845 	UMULL2	//0x6E20C000,/* UMULL2 umull2vectorwrites to high half of the dest. register &
846 <i> </i>	AdvSIMD two-reg misc	/* AdvSIMD two-reg misc */
847 	REV64	//0x0E200800,/* REV64 rev64 */
848 <i> </i>	REV16	//0x0E201800,/* REV16 rev16vector */
849 <i> </i>	SADDLP	//0x0E202800,/* SADDLP saddlp */
850 //	SUQADD	//0x0E203800,/* SUQADD vsuqaddVector */
851 //	CLS	//0x0E204800,/* CLS clsvector */
852 //	CNT	//0x0E205800,/* CNT cnt */
853 <i> </i>	SADALP	//0x0E206800,/* SADALP sadalp */
854 //	SQABS	//0x0E207800,/* SQABS vsqabsVector */
855 //	CMGT	//0x0E208800,/* CMGT vcmgtzero_Vector */

1 in_use	Opcode	//BINARY Opcode Opcodecomments
856 <i>II</i>	CMEQ	//0x0E209800,/* CMEQ vcmeqzero_Vector */
857 	CMLT	//0x0E20A800,/* CMLT vcmltzero_Vector */
858 <i>II</i>	ABS	//0x0E20B800,/* ABS vabsVector */
859 //	XTN	//0x0E212800,/* XTN xtn */
860 <i>II</i>	XTN2	//0x0E212800,/* XTN2 xtn2 */
861 <i> </i>	SQXTN	//0x0E214800,/* SQXTN vsqxtnVector */
862 <i>II</i>	SQXTN2	//0x0E214800,/* SQXTN2 vsqxtn2Vector */
863 <i>II</i>	FCVTN	//0x0E216800,/* FCVTN fcvtn */
864 <i> </i>	FCVTN2	//0x0E216800,/* FCVTN2 fcvtn2 */
865 <i> </i>	FCVTL	//0x0E217800,/* FCVTL fcvtl */
866 <i>II</i>	FCVTL2	//0x0E217800,/* FCVTL2 fcvtl2 */
867 //	FRINTN	//0x0E218800,/* FRINTN frintnvector */
868 <i>II</i>	FRINTM	//0x0E219800,/* FRINTM frintmvector */
869 <i>II</i>	FCVTNS	//0x0E21A800,/* FCVTNS vfcvtnsvector_Vector */
870 //	FCVTMS	//0x0E21B800,/* FCVTMS vfcvtmsvector_Vector */
871 //	FCVTAS	//0x0E21C800,/* FCVTAS vfcvtasvector_Vector */
872 	SCVTF	//0x0E21D800,/* SCVTF vscvtfvector_integer_Vector */
873 //	FCMGT	//0x0EA0C800,/* FCMGT vfcmgtzero_Vector */
874 	FCMEQ	//0x0EA0D800,/* FCMEQ vfcmeqzero_Vector */
875 //	FCMLT	//0x0EA0E800,/* FCMLT vfcmltzero_Vector */
876 //	FABS	//0x0EA0F800,/* FABS fabsvector */
877 	FRINTP	//0x0EA18800,/* FRINTP frintpvector */
878 //	FRINTZ	//0x0EA19800,/* FRINTZ frintzvector */
879 //	FCVTPS	//0x0EA1A800,/* FCVTPS vfcvtpsvector_Vector */
880 <i> </i>	FCVTZS	//0x0EA1B800,/* FCVTZS vfcvtzsvector_integer_Vector */
881 //	URECPE	//0x0EA1C800,/* URECPE urecpe */
882 //	FRECPE	//0x0EA1D800,/* FRECPE vfrecpeVector */
883 <i> </i>	REV32	//0x2E200800,/* REV32 rev32vector */
884 //	UADDLP	//0x2E202800,/* UADDLP uaddlp */
885 //	USQADD	//0x2E203800,/* USQADD vusqaddVector */
886 <i> </i>	CLZ	//0x2E204800,/* CLZ
887 //	UADALP	//0x2E206800,/* UADALP uadalp */
888 <i> </i>	SQNEG	//0x2E207800,/* SQNEG vsqnegVector */
889 <i>II</i>	CMGE	//0x2E208800,/* CMGE vcmgezero_Vector */

```
Opcode
                                       //BINARY Opcode
                                                               Opcodecomments
   in use
890 //
              CMLE
                                       //0x2E209800,/* CMLE
                                                              vcmlezero Vector */
891 II
             NEG
                                                              vnegvector Vector */
                                       //0x2E20B800,/* NEG
892 //
             SQXTUN
                                       //0x2E212800,/* SQXTUN vsgxtunVector */
893 //
              SQXTUN2
                                       //0x2E212800,/* SQXTUN2 vsgxtun2Vector */
894 //
              SHLL
                                       //0x2E213800,/* SHLL
                                                              shll */
895 //
              SHLL2
                                       //0x2E213800,/* SHLL2
                                                              shll2 */
896 //
             UQXTN
                                       //0x2E214800,/* UQXTN
                                                               vugxtnVector */
897 II
             UQXTN2
                                       //0x2E214800,/* UQXTN2 vuqxtn2Vector */
898 //
             FCVTXN
                                       //0x2E216800,/* FCVTXN
                                                               vfcvtxnVector */
899 //
              FCVTXN2
                                       //0x2E216800,/* FCVTXN2 vfcvtxn2Vector */
900 //
              FRINTA
                                       //0x2E218800,/* FRINTA frintavector */
901 //
              FRINTX
                                       //0x2E219800,/* FRINTX frintxvector */
902 //
             FCVTNU
                                       //0x2E21A800,/* FCVTNU
                                                                vfcvtnuvector Vector */
903 //
             FCVTMU
                                       //0x2E21B800,/* FCVTMU
                                                                vfcvtmuvector Vector */
904 //
              FCVTAU
                                       //0x2E21C800,/* FCVTAU
                                                               vfcvtauvector Vector */
905 //
             UCVTF
                                       //0x2E21D800,/* UCVTF
                                                               vucvtfvector_integer_Vector */
906 //
              NOT
                                       //0x2E205800,/* NOT
                                                              not */
907 //
              RBIT
                                       //0x2E605800,/* RBIT
                                                             rbitvector */
908 //
                                                               vfcmgezero_Vector */
              FCMGE
                                       //0x2EA0C800,/* FCMGE
909 //
              FCMLE
                                       //0x2EA0D800,/* FCMLE
                                                               vfcmlezero Vector */
910 //
              FNEG
                                       //0x2EA0F800,/* FNEG
                                                              fnegvector */
911 //
              FRINTI
                                       //0x2EA19800,/* FRINTI frintivector */
912 //
             FCVTPU
                                       //0x2EA1A800,/* FCVTPU
                                                                vfcvtpuvector Vector */
913 //
             FCVTZU
                                       //0x2EA1B800,/* FCVTZU vfcvtzuvector integer Vector */
914 //
             URSQRTE
                                       //0x2EA1C800,/* URSQRTE ursqrte */
915 //
             FRSQRTE
                                       //0x2EA1D800,/* FRSQRTE vfrsqrteVector */
916 //
              FSQRT
                                       //0x2EA1F800,/* FSQRT
                                                               fsqrtvector */
917 //
          AdvSIMD across lanes
                                       /* AdvSIMD across lanes */
918 //
              SADDLV
                                       //0x0E303800,/* SADDLV
                                                               saddly */
919 //
              SMAXV
                                       //0x0E30A800,/* SMAXV
                                                               smaxv */
920 //
              SMINV
                                       //0x0E31A800,/* SMINV
                                                               sminv */
921 II
             ADDV
                                                              addv */
                                       //0x0E31B800,/* ADDV
922 //
             UADDLV
                                       //0x2E303800,/* UADDLV
                                                               uaddlv */
923 //
             UMAXV
                                       //0x2E30A800,/* UMAXV
                                                               umaxv */
```

```
Opcode
                                      //BINARY Opcode
                                                              Opcodecomments
   in use
924 //
                                      //0x2E31A800,/* UMINV
             UMINV
                                                              uminv */
925 //
             FMAXNMV
                                      //0x2E30C800./* FMAXNMV fmaxnmv */
926 //
             FMAXV
                                      //0x2E30F800,/* FMAXV
                                                              fmaxv */
927 //
             FMINNMV
                                      //0x2EB0C800./* FMINNMV fminnmv */
928 //
             FMINV
                                      //0x2EB0F800./* FMINV
                                                              fminv */
929 //
          AdvSIMD copy
                                      /* AdvSIMD copy */
930 //
             DUP
                                      //0x0E000400,/* DUP
                                                             vdupelement Vector */
931 //
             DUP
                                      //0x0E000C00,/* DUP
                                                             dupgeneral */
932 //
             SMOV
                                      //0x0E002C00,/* SMOV
                                                              vsmov32 bit */
933 //
             UMOV
                                      //0x0E003C00,/* UMOV
                                                              vumov32 bit */
934 //
             INS
                                      //0x4E001C00,/* INS
                                                            insgeneral */
935 //
             SMOV
                                      //0x4E002C00,/* SMOV
                                                              vsmov64 bit */
936 //
             UMOV
                                      //0x4E003C00,/* UMOV
                                                              vumov64 bit */
937 II
             INS
                                      //0x6E000400,/* INS
                                                            inselement */
938 //
          AdvSIMD vector x indexed ele /* AdvSIMD vector x indexed element */
939 //
             SMLAL
                                      //0x0F002000,/* SMLAL
                                                              smlalby element */
940 //
             SMLAL2
                                      //0x0F002000,/* SMLAL2 smlal2by element */
941 II
             SQDMLAL
                                      //0x0F003000,/* SQDMLAL vsqdmlalby element Vector */
942 //
             SQDMLAL2
                                      //0x0F003000,/* SQDMLAL2 vsqdmlal2by element Vector */
943 //
             SMLSL
                                      //0x0F006000,/* SMLSL smlslby element */
944 //
             SMLSL2
                                      //0x0F006000,/* SMLSL2 smlsl2by element */
945 //
             SQDMLSL
                                      //0x0F007000,/* SQDMLSL vsqdmlslby element Vector */
946 //
                                      //0x0F007000,/* SQDMLSL2 vsqdmlsl2by element Vector */
             SQDMLSL2
947 //
             MUL
                                      //0x0F008000,/* MUL
                                                             mulby element */
948 //
             SMULL
                                      //0x0F00A000,/* SMULL
                                                              smullby element */
949 //
                                      //0x0F00A000,/* SMULL2 smull2by_element */
             SMULL2
950 //
             SQDMULL
                                      //0x0F00B000,/* SQDMULL vsqdmullby element Vector */
951 //
                                      //0x0F00B000,/* SQDMULL2 vsqdmull2by element Vector */
             SQDMULL2
952 //
                                      //0x0F00C000,/* SQDMULH vsqdmulhby_element_Vector */
             SQDMULH
                                      //0x0F00D000,/* SQRDMULH vsqrdmulhby_element_Vector */
953 II
             SQRDMULH
954 //
             FMLA
                                      //0x0F801000,/* FMLA
                                                             vfmlaby element Vector */
955 |
             FMLS
                                                             vfmlsby element Vector */
                                      //0x0F805000,/* FMLS
956 II
             FMUL
                                      //0x0F809000,/* FMUL
                                                             vfmulby element Vector */
957 //
             MLA
                                      //0x2F000000,/* MLA
                                                            mlaby_element */
```

```
Opcode
                                       //BINARY Opcode
                                                                 Opcodecomments
    in use
958 //
              UMLAL
                                        //0x2F002000,/* UMLAL
                                                                umlalby element */
959 //
              UMLAL2
                                        //0x2F002000,/* UMLAL2 umlal2by element */
960 //
              MLS
                                        //0x2F004000,/* MLS
                                                              mlsby element */
961 //
              UMLSL
                                        //0x2F006000,/* UMLSL
                                                                umlslby element */
962 //
              UMLSL2
                                        //0x2F006000,/* UMLSL2
                                                                umlsl2by element */
963 //
              UMULL
                                        //0x2F00A000./* UMULL
                                                                umullby element */
964 //
              UMULL2
                                        //0x2F00A000,/* UMULL2
                                                                 umull2by element */
965 //
              FMULX
                                        //0x2F809000,/* FMULX
                                                                vfmulxby element Vector */
966 //
           AdvSIMD modified immediate /* AdvSIMD modified immediate */
967 //
              MOVI
                                        //0x0F000400,/* MOVI
                                                               vmovi32 bit shifted immediate */
968 //
              ORR
                                        //0x0F001400,/* ORR
                                                               vorrvector immediate 32 bit */
969 //
              MOVI
                                        //0x0F008400,/* MOVI
                                                               vmovi16 bit shifted immediate */
              ORR
970 //
                                        //0x0F009400,/* ORR
                                                               vorrvector immediate 16 bit */
971 //
              MOVI
                                        //0x0F00C400,/* MOVI
                                                               vmovi32 bit shifting ones */
972 //
              MOVI
                                        //0x0F00E400,/* MOVI
                                                               vmovi8_bit */
973 //
                                                                vfmovvector_immediate_Single_precision */
              FMOV
                                        //0x0F00F400,/* FMOV
974 //
              MVNI
                                        //0x2F000400,/* MVNI
                                                               vmvni32_bit_shifted_immediate */
975 //
              BIC
                                        //0x2F001400,/* BIC
                                                              vbicvector immediate 32 bit */
976 //
              MVNI
                                                               vmvni16 bit shifted immediate */
                                        //0x2F008400,/* MVNI
977 //
              BIC
                                        //0x2F009400,/* BIC
                                                              vbicvector immediate 16 bit */
978 II
              MVNI
                                        //0x2F00C400,/* MVNI
                                                               vmvni32_bit_shifting_ones */
979 II
              MOVI
                                        //0x2F00E400./* MOVI
                                                               vmovi64 bit scalar */
980 //
              MOVI
                                        //0x6F00E400,/* MOVI
                                                               vmovi64 bit vector */
981 //
              FMOV
                                        //0x6F00F400,/* FMOV
                                                                vfmovvector immediate Double precision */
982 //
           AdvSIMD shift by immediate /* AdvSIMD shift by immediate */
983 //
              SSHR
                                        //0x0F000400,/* SSHR
                                                               vsshrVector */
984 //
              SSRA
                                        //0x0F001400,/* SSRA
                                                                vssraVector */
985 //
              SRSHR
                                        //0x0F002400,/* SRSHR
                                                                vsrshrVector */
986 //
              SRSRA
                                        //0x0F003400,/* SRSRA
                                                                vsrsraVector */
987 II
              SHL
                                        //0x0F005400,/* SHL
                                                              vshIVector */
988 //
              SQSHL
                                        //0x0F007400,/* SQSHL
                                                                vsgshlimmediate Vector */
989 //
              SHRN
                                        //0x0F008400,/* SHRN
                                                                shrn */
990 //
              SHRN2
                                        //0x0F008400,/* SHRN2
                                                                shrn2 */
991 //
              RSHRN
                                        //0x0F008C00,/* RSHRN
                                                                 rshrn */
```

```
Opcode
                                       //BINARY Opcode
                                                                Opcodecomments
    in use
992 //
              RSHRN2
                                       //0x0F008C00,/* RSHRN2
                                                                rshrn2 */
993 //
              SQSHRN
                                       //0x0F009400./* SQSHRN
                                                                vsqshrnVector */
994 //
              SQSHRN2
                                       //0x0F009400,/* SQSHRN2 vsqshrn2Vector */
995 //
              SQRSHRN
                                       //0x0F009C00,/* SQRSHRN vsgrshrnVector */
996 //
              SQRSHRN2
                                       //0x0F009C00,/* SQRSHRN2 vsgrshrn2Vector */
997 //
              SSHLL
                                       //0x0F00A400./* SSHLL sshll */
998 //
              SSHLL2
                                       //0x0F00A400,/* SSHLL2 sshll2 */
                                                               vscvtfvector_fixed_point_Vector */
999 //
              SCVTF
                                       //0x0F00E400,/* SCVTF
1000 //
              FCVTZS
                                       //0x0F00FC00,/* FCVTZS
                                                                vfcvtzsvector fixed point Vector */
1001
              USHR
                                                               vushrVector */
                                       //0x2F000400,/* USHR
1002 //
              USRA
                                       //0x2F001400,/* USRA
                                                               vusraVector */
1003
              URSHR
                                       //0x2F002400,/* URSHR
                                                               vurshrVector */
1004 //
              URSRA
                                       //0x2F003400,/* URSRA
                                                               vursraVector */
1005 //
              SRI
                                       //0x2F004400,/* SRI
                                                             vsriVector */
100€ //
              SLL
                                       //0x2F005400,/* SLI
                                                             vsliVector */
1007 //
              SQSHLU
                                                                vsqshluVector */
                                       //0x2F006400,/* SQSHLU
1008 //
              UQSHL
                                       //0x2F007400,/* UQSHL
                                                               vugshlimmediate Vector */
1009 //
              SQSHRUN
                                       //0x2F008400,/* SQSHRUN vsqshrunVector */
101( //
              SQSHRUN2
                                       //0x2F008400,/* SQSHRUN2 vsgshrun2Vector */
1011||
              SQRSHRUN
                                       //0x2F008C00,/* SQRSHRUN vsgrshrunVector */
1012 //
              SQRSHRUN2
                                       //0x2F008C00,/* SQRSHRUN2 vsgrshrun2Vector */
1013 //
              UQSHRN
                                       //0x2F009400./* UQSHRN vuashrnVector */
1014 //
              UQRSHRN
                                       //0x2F009C00,/* UQRSHRN vugrshrnVector */
1015 //
              UQRSHRN2
                                       //0x2F009C00,/* UQRSHRN2 vugrshrn2Vector */
1016 //
              USHLL
                                                               ushll */
                                       //0x2F00A400,/* USHLL
1017 //
              USHLL2
                                       //0x2F00A400,/* USHLL2 ushll2 */
1018 //
              UCVTF
                                                               vucvtfvector fixed point Vector */
                                       //0x2F00E400,/* UCVTF
1019 //
              FCVTZU
                                       //0x2F00FC00,/* FCVTZU
                                                                vfcvtzuvector fixed point Vector */
102( //
           AdvSIMD TBL/TBX
                                       /* AdvSIMD TBL/TBX */
1021//
              TBL
                                       //0x0E000000,/* TBL
                                                              vtblSingle register table */
1022 //
              TBX
                                       //0x0E001000,/* TBX
                                                              vtbxSingle register table */
1023
              TBL
                                       //0x0E002000,/* TBL
                                                              vtblTwo_register_table */
1024 //
              TBX
                                       //0x0E003000,/* TBX
                                                              vtbxTwo register table */
1025 //
              TBL
                                                              vtblThree register table */
                                       //0x0E004000,/* TBL
```

```
Opcode
                                          //BINARY Opcode
                                                                     Opcodecomments
    in use
1
102€ //
               TBX
                                                                  vtbxThree register table */
                                          //0x0E005000,/* TBX
1027 //
               TBL
                                                                  vtblFour register table */
                                          //0x0E006000./* TBL
1028 //
               TBX
                                          //0x0E007000,/* TBX
                                                                  vtbxFour register table */
1029
           AdvSIMD ZIP/UZP/TRN
                                          /* AdvSIMD ZIP/UZP/TRN */
1030 //
               UZP1
                                          //0x0E001800,/* UZP1
                                                                   uzp1 */
1031
               TRN1
                                          //0x0E002800./* TRN1
                                                                   trn1 */
1032 //
               ZIP1
                                          //0x0E003800./* ZIP1
                                                                  zip1 */
1033 //
               UZP2
                                          //0x0E005800,/* UZP2
                                                                   uzp2 */
1034 //
               TRN2
                                          //0x0E006800,/* TRN2
                                                                   trn2 */
1035 //
               ZIP2
                                          //0x0E007800,/* ZIP2
                                                                  zip2 */
1036 //
           AdvSIMD EXT
                                          /* AdvSIMD EXT */
1037 //
               EXT
                                          //0x2E000000,/* EXT
                                                                  ext */
1038 // Loads and stores
                                          /* Loads and stores */
1039
           AdvSIMD load/store multiple: /* AdvSIMD load/store multiple structures */
104( //
               ST4
                                          //0x0C000000,/* ST4
                                                                  vst4multiple_structures_No_offset */
1041||
               ST1
                                          //0x0C002000,/* ST1
                                                                  vst1multiple structures Four registers */
1042 //
               ST3
                                                                  vst3multiple structures No offset */
                                          //0x0C004000,/* ST3
1043 //
               ST1
                                          //0x0C006000./* ST1
                                                                  vst1multiple structures Three registers */
1044 //
               ST1
                                          //0x0C007000,/* ST1
                                                                  vst1multiple structures One register */
1045 |
               ST2
                                          //0x0C008000./* ST2
                                                                  vst2multiple structures No offset */
1046 //
               ST1
                                          //0x0C00A000./* ST1
                                                                  vst1multiple structures Two registers */
1047 //
               LD4
                                          //0x0C400000./* LD4
                                                                  vld4multiple structures No offset */
1048 //
               LD1
                                          //0x0C402000./* LD1
                                                                  vld1multiple structures Four registers */
1049
               LD3
                                          //0x0C404000,/* LD3
                                                                  vld3multiple structures No offset */
105( //
               LD1
                                          //0x0C406000,/* LD1
                                                                  vld1multiple structures Three registers */
1051//
               LD1
                                          //0x0C407000,/* LD1
                                                                  vld1multiple structures One register */
1052 //
               LD2
                                          //0x0C408000,/* LD2
                                                                  vld2multiple structures No offset */
1053 //
               LD1
                                          //0x0C40A000,/* LD1
                                                                  vld1multiple structures Two registers */
1054 //
           AdvSIMD load/store multiple: /* AdvSIMD load/store multiple structures (post-indexed) */
1055 //
               ST4
                                          //0x0C800000,/* ST4
                                                                  vst4multiple structures Register offsetRm != 11111 */
1056 //
               ST1
                                                                  vst1multiple structures Four registers register offsetR
                                          //0x0C802000,/* ST1
1057 //
               ST3
                                                                  vst3multiple_structures_Register_offsetRm != 11111 */
                                          //0x0C804000,/* ST3
1058 //
               ST1
                                          //0x0C806000,/* ST1
                                                                  vst1multiple_structures_Three_registers_register_offset
1059 //
               ST1
                                          //0x0C807000,/* ST1
                                                                  vst1multiple_structures_One_register_register_offsetRm
```

1 in_use	Opcode	//BINARY	Opcode	Opcodecomments
106(//	ST2	//0x0C808000),/* ST2	vst2multiple_structures_Register_offsetRm != 11111 */
1061 //	ST1	//0x0C80A000),/* ST1	vst1multiple_structures_Two_registers_register_offsetR
1062 //	ST4	//0x0C9F0000),/* ST4	vst4multiple_structures_Immediate_offset */
1063 //	ST1	//0x0C9F2000),/* ST1	vst1multiple_structures_Four_registers_immediate_offse
1064 //	ST3	//0x0C9F4000),/* ST3	vst3multiple_structures_Immediate_offset */
1065 //	ST1	//0x0C9F6000),/* ST1	vst1multiple_structures_Three_registers_immediate_off:
106€ //	ST1	//0x0C9F7000),/* ST1	vst1multiple_structures_One_register_immediate_offset
1067 //	ST2	//0x0C9F8000),/* ST2	vst2multiple_structures_Immediate_offset */
1068 //	ST1	//0x0C9FA000	0,/* ST1	$vst1multiple_structures_Two_registers_immediate_offs\epsilon$
1069 //	LD4	//0x0CC00000),/* LD4	vld4multiple_structures_Register_offsetRm != 11111 */
107(//	LD1	//0x0CC02000),/* LD1	vld1multiple_structures_Four_registers_register_offsetF
1071 //	LD3	//0x0CC04000	0,/* LD3	vld3multiple_structures_Register_offsetRm != 11111 */
1072 //	LD1	//0x0CC06000),/* LD1	vld1multiple_structures_Three_registers_register_offset
1073 //	LD1	//0x0CC07000),/* LD1	vld1multiple_structures_One_register_register_offsetRn
1074 //	LD2	//0x0CC08000),/* LD2	vld2multiple_structures_Register_offsetRm != 11111 */
107ŧ //	LD1	//0x0CC0A00	0,/* LD1	vld1multiple_structures_Two_registers_register_offsetR
1076 //	LD4	//0x0CDF0000	0,/* LD4	vld4multiple_structures_Immediate_offset */
1077 //	LD1	//0x0CDF2000	0,/* LD1	vld1multiple_structures_Four_registers_immediate_offs
1078 //	LD3	//0x0CDF4000	0,/* LD3	vld3multiple_structures_Immediate_offset */
107§ //	LD1	//0x0CDF6000	0,/* LD1	vld1multiple_structures_Three_registers_immediate_off
108(//	LD1	//0x0CDF7000	0,/* LD1	vld1multiple_structures_One_register_immediate_offset
1081 //	LD2	//0x0CDF8000	0,/* LD2	vld2multiple_structures_Immediate_offset */
1082 //	LD1	//0x0CDFA00		vld1multiple_structures_Two_registers_immediate_offs
	dvSIMD load/store single st			ngle structure */
1084 //	ST1	//0x0D000000),/* ST1	vst1single_structure_8_bit */
1085 //	ST3	//0x0D002000		vst3single_structure_8_bit */
108€ //	ST1	//0x0D004000		vst1single_structure_16_bit */
1087 //	ST3	//0x0D006000		vst3single_structure_16_bit */
1088 //	ST1	//0x0D008000		vst1single_structure_32_bit */
1089 //	ST1	//0x0D008400		vst1single_structure_64_bit */
109(//	ST3	//0x0D00A000		vst3single_structure_32_bit */
1091//	ST3	//0x0D00A400		vst3single_structure_64_bit */
1092 //	ST2	//0x0D200000		vst2single_structure_8_bit */
1093 //	ST4	//0x0D202000),/* ST4	vst4single_structure_8_bit */

```
Opcode
                                          //BINARY Opcode
                                                                     Opcodecomments
    in use
1094 //
               ST2
                                          //0x0D204000,/* ST2
                                                                  vst2single_structure_16_bit */
1095 //
               ST4
                                          //0x0D206000./* ST4
                                                                  vst4single structure 16 bit */
109£ //
               ST2
                                          //0x0D208000,/* ST2
                                                                  vst2single_structure_32_bit */
1097 //
               ST2
                                          //0x0D208400./* ST2
                                                                  vst2single structure 64 bit */
                                                                  vst4single_structure_32_bit */
1098 //
               ST4
                                          //0x0D20A000./* ST4
1099 //
               ST4
                                          //0x0D20A400./* ST4
                                                                  vst4single structure 64 bit */
1100 //
               LD1
                                          //0x0D400000./* LD1
                                                                  vld1single structure 8 bit */
1101||
               LD3
                                          //0x0D402000,/* LD3
                                                                  vld3single structure 8 bit */
1102 //
               LD1
                                          //0x0D404000,/* LD1
                                                                  vld1single structure 16 bit */
1103
               LD3
                                          //0x0D406000,/* LD3
                                                                  vld3single structure 16 bit */
1104 //
               LD1
                                          //0x0D408000,/* LD1
                                                                  vld1single structure 32 bit */
1105 //
               LD1
                                          //0x0D408400,/* LD1
                                                                  vld1single structure 64 bit */
1106 //
               LD3
                                          //0x0D40A000,/* LD3
                                                                  vld3single structure 32 bit */
1107//
               LD3
                                          //0x0D40A400,/* LD3
                                                                  vld3single structure 64 bit */
1108 //
               LD1R
                                                                   vld1rNo_offset */
                                          //0x0D40C000,/* LD1R
1109 //
               LD3R
                                          //0x0D40E000,/* LD3R
                                                                    vld3rNo offset */
111( //
               LD2
                                                                  vld2single structure 8 bit */
                                          //0x0D600000,/* LD2
1111//
               LD4
                                          //0x0D602000,/* LD4
                                                                  vld4single structure 8 bit */
1112//
               LD2
                                          //0x0D604000,/* LD2
                                                                  vld2single_structure_16_bit */
                                                                  vld4single_structure_16_bit */
1113 //
               LD4
                                          //0x0D606000./* LD4
1114 //
               LD2
                                                                  vld2single_structure_32_bit */
                                          //0x0D608000./* LD2
1115 //
               LD2
                                          //0x0D608400./* LD2
                                                                  vld2single structure 64 bit */
1116 //
               LD4
                                          //0x0D60A000./* LD4
                                                                  vld4single structure 32 bit */
1117//
               LD4
                                          //0x0D60A400,/* LD4
                                                                  vld4single structure 64 bit */
1118 //
               LD2R
                                          //0x0D60C000,/* LD2R
                                                                    vld2rNo offset */
1119 //
                                                                   vld4rNo offset */
               LD4R
                                          //0x0D60E000,/* LD4R
112( //
           AdvSIMD load/store single str /* AdvSIMD load/store single structure (post-indexed) */
1121||
                                                                  vst1single structure 8 bit register offsetRm!= 11111 *
               ST1
                                          //0x0D800000,/* ST1
1122 //
               ST3
                                                                  vst3single structure 8 bit register offsetRm!= 11111 *
                                          //0x0D802000,/* ST3
1123 //
               ST1
                                                                  vst1single structure 16 bit register offsetRm!= 11111
                                          //0x0D804000,/* ST1
1124||
               ST3
                                                                  vst3single structure 16 bit register offsetRm!= 11111
                                          //0x0D806000,/* ST3
1125 |
               ST1
                                          //0x0D808000,/* ST1
                                                                  vst1single_structure_32_bit_register_offsetRm != 11111
1126 //
               ST1
                                          //0x0D808400,/* ST1
                                                                  vst1single_structure_64_bit_register_offsetRm != 11111
1127 //
               ST3
                                          //0x0D80A000,/* ST3
                                                                  vst3single_structure_32_bit_register_offsetRm != 11111
```

1 in_use	Opcode	//BINARY Opcode	e Opcodecomments
1128 //	ST3	//0x0D80A400,/* ST3	vst3single_structure_64_bit_register_offsetRm != 11111
1129 //	ST1	//0x0D9F0000,/* ST1	vst1single_structure_8_bit_immediate_offset */
113(//	ST3	//0x0D9F2000,/* ST3	vst3single_structure_8_bit_immediate_offset */
1131//	ST1	//0x0D9F4000,/* ST1	vst1single_structure_16_bit_immediate_offset */
1132 //	ST3	//0x0D9F6000,/* ST3	vst3single_structure_16_bit_immediate_offset */
1138 //	ST1	//0x0D9F8000,/* ST1	vst1single_structure_32_bit_immediate_offset */
1134 //	ST1	//0x0D9F8400,/* ST1	vst1single_structure_64_bit_immediate_offset */
1135 //	ST3	//0x0D9FA000,/* ST3	vst3single_structure_32_bit_immediate_offset */
1136 //	ST3	//0x0D9FA400,/* ST3	vst3single_structure_64_bit_immediate_offset */
1137 //	ST2	//0x0DA00000,/* ST2	vst2single_structure_8_bit_register_offsetRm != 11111 '
1138 //	ST4	//0x0DA02000,/* ST4	vst4single_structure_8_bit_register_offsetRm != 11111 '
1139 //	ST2	//0x0DA04000,/* ST2	vst2single_structure_16_bit_register_offsetRm != 11111
114(//	ST4	//0x0DA06000,/* ST4	vst4single_structure_16_bit_register_offsetRm != 11111
1141 //	ST2	//0x0DA08000,/* ST2	vst2single_structure_32_bit_register_offsetRm != 11111
1142 //	ST2	//0x0DA08400,/* ST2	vst2single_structure_64_bit_register_offsetRm != 11111
1143 🖊	ST4	//0x0DA0A000,/* ST4	vst4single_structure_32_bit_register_offsetRm != 11111
1144 //	ST4	//0x0DA0A400,/* ST4	vst4single_structure_64_bit_register_offsetRm != 11111
1145 🖊	ST2	//0x0DBF0000,/* ST2	vst2single_structure_8_bit_immediate_offset */
114€ //	ST4	//0x0DBF2000,/* ST4	vst4single_structure_8_bit_immediate_offset */
1147 //	ST2	//0x0DBF4000,/* ST2	vst2single_structure_16_bit_immediate_offset */
1148 //	ST4	//0x0DBF6000,/* ST4	vst4single_structure_16_bit_immediate_offset */
1149 //	ST2	//0x0DBF8000,/* ST2	vst2single_structure_32_bit_immediate_offset */
115(//	ST2	//0x0DBF8400,/* ST2	vst2single_structure_64_bit_immediate_offset */
1151 //	ST4	//0x0DBFA000,/* ST4	vst4single_structure_32_bit_immediate_offset */
1152 //	ST4	//0x0DBFA400,/* ST4	vst4single_structure_64_bit_immediate_offset */
1153 //	LD1	//0x0DC00000,/* LD1	vld1single_structure_8_bit_register_offsetRm != 111111
1154 //	LD3	//0x0DC02000,/* LD3	vld3single_structure_8_bit_register_offsetRm != 111111
1158 //	LD1	//0x0DC04000,/* LD1	vld1single_structure_16_bit_register_offsetRm != 11111
1156 //	LD3	//0x0DC06000,/* LD3	vld3single_structure_16_bit_register_offsetRm != 11111
1157 //	LD1	//0x0DC08000,/* LD1	vld1single_structure_32_bit_register_offsetRm != 11111
1158 //	LD1	//0x0DC08400,/* LD1	vld1single_structure_64_bit_register_offsetRm != 11111
1159 //	LD3	//0x0DC0A000,/* LD3	vld3single_structure_32_bit_register_offsetRm != 11111
116(//	LD3	//0x0DC0A400,/* LD3	vld3single_structure_64_bit_register_offsetRm != 11111
1161 //	LD1R	//0x0DC0C000,/* LD1R	vld1rRegister_offsetRm != 11111 */

```
Opcode
                                         //BINARY Opcode
                                                                   Opcodecomments
    in use
1162 //
              LD3R
                                         //0x0DC0E000,/* LD3R
                                                                   vld3rRegister offsetRm != 11111 */
1163 //
              LD1
                                                                 vld1single_structure_8_bit_immediate_offset */
                                         //0x0DDF0000,/* LD1
1164 //
              LD3
                                         //0x0DDF2000,/* LD3
                                                                 vld3single_structure_8_bit_immediate_offset */
1165 |
                                                                 vld1single_structure_16_bit_immediate_offset */
              LD1
                                         //0x0DDF4000./* LD1
1166 //
                                                                 vld3single_structure_16_bit_immediate_offset */
              LD3
                                         //0x0DDF6000,/* LD3
1167//
              LD1
                                         //0x0DDF8000./* LD1
                                                                 vld1single structure 32 bit immediate offset */
1168 //
                                         //0x0DDF8400,/* LD1
              LD1
                                                                 vld1single structure 64 bit immediate offset */
1169 //
              LD3
                                         //0x0DDFA000,/* LD3
                                                                  vld3single structure 32 bit immediate offset */
117( //
              LD3
                                         //0x0DDFA400,/* LD3
                                                                  vld3single structure 64 bit immediate offset */
1171
              LD1R
                                         //0x0DDFC000,/* LD1R
                                                                   vld1rlmmediate offset */
1172 //
              LD3R
                                         //0x0DDFE000,/* LD3R
                                                                   vld3rlmmediate offset */
1173 //
              LD2
                                                                 vld2single structure 8 bit register offsetRm!= 11111;
                                         //0x0DE00000,/* LD2
1174||
              LD4
                                         //0x0DE02000,/* LD4
                                                                 vld4single structure 8 bit register offsetRm!= 111111
1175 //
              LD2
                                         //0x0DE04000,/* LD2
                                                                 vld2single structure 16 bit register offsetRm!= 11111
1176 //
              LD4
                                                                 vld4single_structure_16_bit_register_offsetRm != 11111
                                         //0x0DE06000,/* LD4
1177 //
              LD2
                                                                 vld2single_structure_32_bit_register_offsetRm != 11111
                                         //0x0DE08000,/* LD2
1178 //
              LD2
                                                                 vld2single_structure_64_bit_register_offsetRm != 11111
                                         //0x0DE08400,/* LD2
1179 //
              LD4
                                         //0x0DE0A000,/* LD4
                                                                 vld4single_structure_32_bit_register_offsetRm != 11111
118(II
              LD4
                                                                 vld4single_structure_64_bit_register_offsetRm != 11111
                                         //0x0DE0A400,/* LD4
1181||
              LD2R
                                                                   vld2rRegister offsetRm != 11111 */
                                         //0x0DE0C000,/* LD2R
1182 //
              LD4R
                                         //0x0DE0E000,/* LD4R
                                                                   vld4rRegister offsetRm != 11111 */
1183
              LD2
                                         //0x0DFF0000./* LD2
                                                                 vld2single structure 8 bit immediate offset */
1184 //
              LD4
                                         //0x0DFF2000./* LD4
                                                                 vld4single structure 8 bit immediate offset */
118ŧ //
              LD2
                                         //0x0DFF4000,/* LD2
                                                                 vld2single structure 16 bit immediate offset */
1186 //
              LD4
                                                                 vld4single_structure_16_bit_immediate_offset */
                                         //0x0DFF6000,/* LD4
1187 //
              LD2
                                         //0x0DFF8000,/* LD2
                                                                 vld2single structure 32 bit immediate offset */
1188 //
              LD2
                                         //0x0DFF8400,/* LD2
                                                                 vld2single structure 64 bit immediate offset */
                                                                 vld4single structure 32 bit immediate offset */
1189 //
              LD4
                                         //0x0DFFA000,/* LD4
119( //
              LD4
                                                                 vld4single_structure_64_bit_immediate_offset */
                                         //0x0DFFA400,/* LD4
1191||
              LD2R
                                         //0x0DFFC000,/* LD2R
                                                                  vld2rlmmediate offset */
1192 //
              LD4R
                                         //0x0DFFE000,/* LD4R
                                                                  vld4rlmmediate offset */
```