instruction page variant	31	1 30	29	28	327	2 6	25	24	23	22	21	201	19	181	7 10	15	14	13 1	2	1 1	0 9	8 (7	6	5	4	3	2	1	0
UNALLOCATED				0	0																									
Branch, exception generation an	d system Instruction			1	0	1																								
Compare & Branch (immediate)	sf	f 0	1	1	0	1	0	ор					•			in	nm1	9		•								Rt		
CBZ 32-bit	0	0	1	1	0	1	0	0								in	nm1	9										Rt		
CBNZ 32-bit	0	0	1	1	0	1	0	1								in	nm1	9										Rt		
CBZ 64-bit	Company Comp			Rt																										
CBNZ 64-bit	1	0	1	1	0	1	0	1								in	nm1	9										Rt		
Test & branch (immediate)	b5	5 0	1	1	0	1	1	ор		k	o40							ir	nmʻ	14								Rt		
TBZ -	b5	5 0	1	1	0	1	1	0		ŀ	b40							ir	nmʻ	14								Rt		
TBNZ -	b5	5 0	1	1	0	1	1	1		ŀ	b40							ir	nmʻ	14								Rt		
Conditional branch (immediate)	0	1	0	1	0	1	0	о1					•			in	nm1	19								о0		con	d	
B.cond -	0	1	0	1	0	1	0	0								in	nm1	9								0		con	d	
Exception generation	1	1	0	1	0	1	0	0		орс	;						i	mm	16							C	p2		LL	_
SVC -	1	1	0	1	0	1	0	0	0	0	0						i	imm	16							0	0	0	0	1
HVC -	1	1	0	1	0	1	0	0	0	0	0						i	imm	16							0	0	0	1	0
SMC -	1	1	0	1	0	1	0	0	0	0	0						i	imm	16							0	0	0	1	1
BRK -	1	1	0	1	0	1	0	0	0	0	1						i	imm	16							0	0	0	0	0
HLT -	1	1	0	1	0	1	0	0	0	1	0						i	imm	16							0	0	0 (0	0
DCPS1 -	Interestion and system Instruction	0 (0	1																										
DCPS2 -	1	Instruction	0	1	0																									
DCPS3 -	Interestation and system Instruction	0	1	1																										
System	1	1	0	1	0	1	0	1	0	0	L	ор	0	op	1		CF	₹n		(CRn	1		ор	2			Rt		
MSR(immediate) -	1	1	0	1	0	1	0	1	0	0	0	0	0			0	1			C	R_r	n		ор	2	1	1	1	1	1
HINT -	1	1	0	1	0	1	0	1	0	0	0	0	0	0 1	1	0	0			C	R_r	n				1	1	1	1	1
CLREX -	Common C	1	1	1	1																									
DSB -		1	1	1	1																									
DMB -		1	1	1																										
ISB -		1	1	1	1																									
SYS -		Rt																												
MSR(register) -		Rt																												
SYSL -	1	1	0	1	0	Name	Rt																							
MRS -	1	1			0	1		1	0	0	1	1		op	1		CR	_n		C	R_r	n		ор	2		Rt			
Unconditional branch (register)	1	1		1	0	1			O	ос			0	p2				op:	3							<u> </u>	C	p4		
BR -	1	1	0	1	0	1	1	0	0	0	0	1	1	1 1	1	0	0	0	0 () C	0		Rn	1		0			0	0
BLR -	1	1	0	1	0	1	1	0	0	0	1	1	1	1 1	1	0	0	0	0 () C	0		Rn	1		0	0	0	0	0
RET -	1	1	0	1	0	1	1	0	0	1	0	1	1	1 1	1	0	0	0	0 () C	0		Rn	1		0	0	0	0	0
ERET -	1	1	0	1	0	1	1		1	0	0	1	1	1 1	1	0	0	0	0 () () 1	1	1	1	1	0			0	0
DRPS -	1	1	0	1	0	1	1	0	1	0	1	1	1	1 1	1	0	0	0	0 () C	0 1	. 1	1	1	1	0	0	0	0	0
Unconditional branch (immediate)	ор	р 0			0	1											i	mm	26											
В -	CBNZ																													
BL -																														
Loads and stores					1		0																							
Load/store exclusive	si	ize	0	0	1	0	0	0	ο2	L	о1	-	F	₹s	•	о0		R	t2	-			Rn	1				Rt		

instruction page	variant	31	30	29	28	27	26	25	24	23	22	21	20 19 18 17 16	15	14 13 12 11 10	9 8 7 6 5	4 3 2 1 0
STXRB	-	0	0	0	0	1	0	0	0		0		Rs	0	Rt2	Rn	Rt
STLXRB	-	0	0	0	0	1	0	0	0	0	0	0	Rs	1	Rt2	Rn	Rt
LDXRB	-	0	0	0	0	1	0	0	0	0	1		Rs	0	Rt2	Rn	Rt
LDAXRB	-	0	0	0	0	1	0	0	0	0	1		Rs	1	Rt2	Rn	Rt
STLRB	-	0	0	0	0	1	0	0	0	1	0		Rs	1	Rt2	Rn	Rt
LDARB	-	0	0	0	0	1	0	0	0	1	1		Rs	1	Rt2	Rn	Rt
STXRH	-	0	1	0	0	1	0	0	0		0		Rs	0	Rt2	Rn	Rt
STLXRH	-	0	1	0	0	1	0	0	0		0		Rs	1	Rt2	Rn	Rt
LDXRH	-	0	1	0	0	1	0	0	0	0	1		Rs	0	Rt2	Rn	Rt
LDAXRH	-	0	1	0	0	1	0	0	0	0	1	0	Rs	1	Rt2	Rn	Rt
STLRH	-	0	1	0	0	1	0	0	0	1	0		Rs	1	Rt2	Rn	Rt
LDARH	-	0	1	0	0	1	0	0	0	1	1		Rs	1	Rt2	Rn	Rt
STXR	32-bit	1	0	0	0	1	0	0	0		0		Rs	0	Rt2	Rn	Rt
STLXR	32-bit	1	0	0	0	1	0	0	0		0		Rs	1	Rt2	Rn	Rt
STXP	32-bit	1	0	0	0	1	0	0	0		0		Rs	0	Rt2	Rn	Rt
STLXP	32-bit	1	0	0	0	1	0	0	0	0	0		Rs	1	Rt2	Rn	Rt
LDXR	32-bit	1	0	0	0	1	0	0	0	0	1	0	Rs	0	Rt2	Rn	Rt
LDAXR	32-bit	1	0	0	0	1	0	0	0	0	1	0	Rs	1	Rt2	Rn	Rt
LDXP	32-bit	1	0	0	0	1	0	0	0	0	1		Rs	0	Rt2	Rn	Rt
LDAXP	32-bit	1	0	0	0	1	0	0	0	0	1		Rs	1	Rt2	Rn	Rt
STLR	32-bit	1	0	0	0	1	0	0	0	1	0		Rs	1	Rt2	Rn	Rt
LDAR	32-bit	1	0	0	0	1	0	0	0	1	1		Rs	1	Rt2	Rn	Rt
STXR	64-bit	1	1	0	0	1	0	0	0		0		Rs	0	Rt2	Rn	Rt
STLXR	64-bit	1	1	0	0	1	0	0	0		0		Rs	1	Rt2	Rn	Rt
STXP	64-bit	1	1	0	0	1	0	0	0	0	0	1	Rs	0	Rt2	Rn	Rt
STLXP	64-bit	1	1	0	0	1	0	0	0		0		Rs	1	Rt2	Rn	Rt
LDXR	64-bit	1	1	0	0	1	0	0	0	0	1		Rs	0	Rt2	Rn	Rt
LDAXR	64-bit	1	1	0	0	1	0	0	0	0	1		Rs	1	Rt2	Rn	Rt
LDXP	64-bit	1	1	0	0	1	0	0	0	0	1		Rs	0	Rt2	Rn	Rt
LDAXP	64-bit	1	1	0	0	1	0	0	0	0	1		Rs	1	Rt2	Rn Rn	Rt
STLR	64-bit	1		0	0	1	0	0		1	0	0	Rs Rs	1	Rt2	Rn	Rt
LDAR	64-bit	1		0	0	1	0	0	0	1		U	K5		Rt2 nm19	KII	Rt
Load register (literal)		0	рс			1											Rt
LDR(literal)	32-bit	0		0		1		0							m19		Rt
LDR(literal,SIMD&FP)	32-bit	0	0	0	1	1	1	0	0						nm19		Rt
LDR(literal)	64-bit	0	1	0	1	1	0	0	0					in	m19		Rt
LDR(literal,SIMD&FP)	64-bit	0	1	0	1	1	1	0	0					in	ım19		Rt
LDRSW(literal)	-	1	0	0	1	1	0	0	0					in	nm19		Rt
LDR(literal,SIMD&FP)	128-bit	1	0	0	1	1	1	0	0					in	nm19		Rt
PRFM(literal)	-	1	1	0	1	1	0	0	0					in	nm19		Rt
Load/store no-allocate pa	ir (offset)	o	рс	1	0	1	V	0	0	0	L		imm7		Rt2	Rn	Rt
STNP	32-bit	0	1		0	1	_			0	0		imm7		Rt2	Rn	Rt

instruction page	variant	31	30	29	28	27	26	25	24	23	32	22	21 20 19 18 17 16 15	14 13 12 11 10	9 8 7 6 5	4 3 2 1 0
LDNP	32-bit	0	0	1	0	1	0	0	0	0		1	imm7	Rt2	Rn	Rt
STNP(SIMD&FP)	32-bit	0	0	1	0	1	1	0	0	0	(0	imm7	Rt2	Rn	Rt
LDNP(SIMD&FP)	32-bit	0	0	1	0	1	1	0	0	0		1	imm7	Rt2	Rn	Rt
STNP(SIMD&FP)	64-bit	0	1	1	0	1	1	0	0	0		0	imm7	Rt2	Rn	Rt
LDNP(SIMD&FP)	64-bit	0	1	4	0	1	1	0	0	0	_	1	imm7	Rt2	Rn	Rt
					Ť	_	1	_	_	_	_				Rn	
STNP64-bit	64-bit	1	0	1	0	1	0	0	0	0		0	imm7	Rt2		Rt
LDNP64-bit	64-bit	1	0	1	0	1	0	0	0	0	Ι.	1	imm7	Rt2	Rn	Rt
STNP(SIMD&FP)	128-bit	1	0	1	0	1	1	0	0	0	(0	imm7	Rt2	Rn	Rt
LDNP(SIMD&FP)	128-bit	1	0	1	0	1	1	0	0	0	-	1	imm7	Rt2	Rn	Rt
Load/store register pair	(post-indexed)	O	рС	1	0	1	٧	0	0	1	I	L	imm7	Rt2	Rn	Rt
STP	32-bit	0	0	1	0	1	0	0	0	1	(0	imm7	Rt2	Rn	Rt
LDP	32-bit	0	0	1	0	1	0	0	0	1		1	imm7	Rt2	Rn	Rt
STP(SIMD&FP)	32-bit	0	0	1	0	1	1	0	0	1		0	imm7	Rt2	Rn	Rt
LDP(SIMD&FP)	32-bit	0	0	1	0	1	1	0	0	1		1	imm7	Rt2	Rn	Rt
LDPSW	Post-index	0	1	1	0	1	0	0	0	1		1	imm7	Rt2	Rn	Rt
STP(SIMD&FP)	64-bit	0	1	1	0	1	1	0	0	1	(0	imm7	Rt2	Rn	Rt
LDP(SIMD&FP)	64-bit	0	1	1	0	1	1	0	0	1		1	imm7	Rt2	Rn	Rt
STP	64-bit	1	0	1	0	1	0	0	0	1	(0	imm7	Rt2	Rn	Rt
LDP	64-bit	1	0	1	0	1	0	0	0	1		1	imm7	Rt2	Rn	Rt
STP(SIMD&FP)	128-bit	1	0	1	0	1	1	0	0	1	(0	imm7	Rt2	Rn	Rt
LDP(SIMD&FP)	128-bit	1	0	1	0	1	1	0	0	1		1	imm7	Rt2	Rn	Rt
Load/store register pair	(offset)	O	рС	1	0	1	٧	0	1	0	ı	L	imm7	Rt2	Rn	Rt
STP	32-bit	0	0	1	0	1	0	0	1	0	(0	imm7	Rt2	Rn	Rt
LDP	32-bit	0	0	1	0	1	0	0	1	0		1	imm7	Rt2	Rn	Rt
STP(SIMD&FP)	32-bit	0	0	1	0	1	1	0	1	0		0	imm7	Rt2	Rn	Rt
LDP(SIMD&FP)	32-bit	0	0	1	0	1	1	0	1	0		1	imm7	Rt2	Rn	Rt
LDPSWSigned	offset	0	1	1	0	1	0	0	1	0	-	1	imm7	Rt2	Rn	Rt
STP(SIMD&FP)	64-bit	0	1	1	0	1	1	0	1	0	(0	imm7	Rt2	Rn	Rt
LDP(SIMD&FP)	64-bit	0	1	1	0	1	1	0	1	0		1	imm7	Rt2	Rn	Rt
STP	64-bit	1	0	1	0	1	0	0	1	0	(0	imm7	Rt2	Rn	Rt
LDP	64-bit	1	0	1	0	1	0	0	1	0		1	imm7	Rt2	Rn	Rt
STP(SIMD&FP)	128-bit	1	0	1	0	1	1	0	1	0	(0	imm7	Rt2	Rn	Rt
LDP(SIMD&FP)	128-bit	1	0	1	0	1	1	0	1	0		1	imm7	Rt2	Rn	Rt
Load/store register pair	(pre-indexed)	O	ос	1	0	1	٧	0	1	1	ı	L	imm7	Rt2	Rn	Rt
STP	32-bit	0	0	1	0	1	0	0	1	1	(0	imm7	Rt2	Rn	Rt
LDP	32-bit	0	0	1	0	1	0	0	1	1		1	imm7	Rt2	Rn	Rt
STP(SIMD&FP)	32-bit	0	0	1	0	1	1	0	1	1	_	0	imm7	Rt2	Rn	Rt
LDP(SIMD&FP)	32-bit	0	0	1	0	1	1	0	1	1	'	1	imm7	Rt2	Rn	Rt
LDPSW	Pre-index	0	1	1	0	1	0	0	1	1	_	1	imm7	Rt2	Rn	Rt
STP(SIMD&FP)	64-bit	0	1	1	0	1	1	0	1	1		0	imm7	Rt2	Rn	Rt
LDP(SIMD&FP)	64-bit	0	1	1	0	1	1	0	1	1		1	imm7	Rt2	Rn	Rt
STP	64-bit	1	0	1	0	1	0	0	1	1	(0	imm7	Rt2	Rn	Rt

instruction page	variant	31	30	29	28	27	26	25	24	23	22	21	20 19 18 17 16 15	14 13 12 11	1	9 8 7 6 5	4 3 2 1 0
LDP	64-bit	1	0	1	0	1	0	0	1	1	1		imm7	Rt2	•	Rn	Rt
STP(SIMD&FP)	128-bit	1	0	1	0	1	1	0	1	1	0		imm7	Rt2		Rn	Rt
LDP(SIMD&FP)	128-bit	1	0	1	0	1	1	0	1	1	1		imm7	Rt2		Rn	Rt
Load/store register (unsca	led immediate)	si	ze	1	1	1	٧	0	0	0	рс	0	imm9	0	0	Rn	Rt
STURB	-	0	0	1	1	1	0	0	0	0	0	0	imm9	0	0	Rn	Rt
LDURB	-	0	0	1	1	1	0	0	0	0	1	0	imm9	0	0	Rn	Rt
LDURSB	64-bit	0	0	1	1	1	0	0	0	1	0	0	imm9	0	0	Rn	Rt
LDURSB	32-bit	0	0	1	1	1	0	0	0	1	1	0	imm9	0	0	Rn	Rt
STUR(SIMD&FP)	8-bit	0	0	1	1	1	1	0	0	0	0	0	imm9	0	0	Rn	Rt
LDUR(SIMD&FP)	8-bit	0	0	1	1	1	1	0	0	0	1	0	imm9	0	0	Rn	Rt
STUR(SIMD&FP)	128-bit	0	0	1	1	1	1	0	0	1	0	0	imm9	0	0	Rn	Rt
LDUR(SIMD&FP)	128-bit	0	0	1	1	1	1	0	0	1	1	0	imm9	0	0	Rn	Rt
STURH	-	0	1	1	1	1	0	0	0	0	0	0	imm9	0	0	Rn	Rt
LDURH	-	0	1	1	1	1	0	0	0	0	1	0	imm9	0	0	Rn	Rt
LDURSH	64-bit	0	1	1	1	1	0	0	0	1	0	0	imm9	0	0	Rn	Rt
LDURSH	32-bit	0	1	1	1	1	0	0	0	1	1	0	imm9	0	0	Rn	Rt
STUR(SIMD&FP)	16-bit	0	1	1	1	1	1	0	0	0	0	0	imm9	0	0	Rn	Rt
LDUR(SIMD&FP)	16-bit	0	1	1	1	1	1	0	0	0	1	0	imm9	0	0	Rn	Rt
STUR	32-bit	1	0	1	1	1	0	0	0	0	0	0	imm9	0	0	Rn	Rt
LDUR	32-bit	1	0	1	1	1	0	0	0	0	1	0	imm9	0	0	Rn	Rt
LDURSW	-	1	0	1	1	1	0	0	0	1	0	0	imm9	0	0	Rn	Rt
STUR(SIMD&FP)	32-bit	1	0	1	1	1	1	0	0	0	0	0	imm9	0	0	Rn	Rt
LDUR(SIMD&FP)	32-bit	1	0	1	1	1	1	0	0	0	1	0	imm9	0	0	Rn	Rt
STUR	64-bit	1	1	1	1	1	0	0	0	0	0	0	imm9	0	0	Rn	Rt
LDUR	64-bit	1	1	1	1	1	0	0	0	0	1	0	imm9	0	0	Rn	Rt
PRFUM	-	1	1	1	1	1	0	0	0	1	0	0	imm9	0	0	Rn	Rt
STUR(SIMD&FP)	64-bit	1	1	1	1	1	1	0	0	0	0	0	imm9	0	0	Rn	Rt
LDUR(SIMD&FP)	64-bit	1	1	1	1	1	1	0	0	0	1	0	imm9	0	0	Rn	Rt
Load/store register (imme	diate post-indexed)	siz	ze	1	1	1	٧	0	0	0	рс	0	imm9	0	1	Rn	Rt
STRB(immediate)	Post-index	0	0	1	1	1	0	0	0	0	0	0	imm9	0	1	Rn	Rt
LDRB(immediate)	Post-index	0	0	1	1	1	0	0	0	0	1	0	imm9	0	1	Rn	Rt
	64-bit	0	0	1	1	1	0	0	0	1	0	0	imm9	0	1	Rn	Rt
LDRSB(immediate)	32-bit	0	0	1	1	1	0	0	0	1	1	0	imm9	0	1	Rn	Rt
STR(immediate,SIMD&	8-bit	0	0	1	1	1	1	0	0	0	0	0	imm9	0	1	Rn	Rt
LDR(immediate,SIMD&	8-bit	0	0	1	1	1	1	0	0	0	1	0		0	1	Rn	Rt
STR(immediate,SIMD&	128-bit	0	0	1	1	1	1	0	0	1	0	0	imm9	0	1	Rn	Rt
LDR(immediate,SIMD&		0	0	1	1	1	1	0	0	1	1		imm9	0	1	Rn	Rt
STRH(immediate)	Post-index	0	1	1	1	1	0	0	0	0	0	0		0	1	Rn	Rt
` ,	Post-index	0	1	1	1	1	0	0	0	0	1	0		0	1	Rn	Rt
, ,	64-bit	0	1	1	1	1	0	0	0	1	0	0		0	1	Rn	Rt
LDRSH(immediate)	32-bit	0	1	1	1	1	0	0	0	1	1		imm9	0	1	Rn	Rt
STR(immediate,SIMD&	16-bit	0	1	1	1	1	1	0	0	0	0	0		0	1	Rn	Rt
LDR(immediate,SIMD&		0	1	1	1	1	1	0		0		0	imm9	0	1	Rn	Rt

instruction page	variant	31	30	29	28	27	26	25	24	23	22	2 21	20 19 18 17 16 15 14 13 12	11	10	9 8 7 6 5	4 3 2 1 0
STR(immediate)	32-bit	1	0	1	1	1	0	0	0	0	0		imm9	0	1	Rn	Rt
LDR(immediate)	32-bit	1	0	1	1	1	0	0	0	0	1	0	imm9	0	1	Rn	Rt
LDRSW(immediate)	Post-index	1	0	1	1	1	0	0	0	1	0	0	imm9	0	1	Rn	Rt
STR(immediate,SIMD&	32-bit	1	0	1	1	1	1	0	0	0	0	0	imm9	0	1	Rn	Rt
LDR(immediate,SIMD&	32-bit	1	0	1	1	1	1	0	0	0	1	0	imm9	0	1	Rn	Rt
STR(immediate)	64-bit	1	1	1	1	1	0	0	0	0	0	0	imm9	0	1	Rn	Rt
LDR(immediate)	64-bit	1	1	1	1	1	0	0	0	0	1	0	imm9	0	1	Rn	Rt
STR(immediate,SIMD&	64-bit	1	1	1	1	1	1	0	0	0	0	0	imm9	0	1	Rn	Rt
LDR(immediate,SIMD&	64-bit	1	1	1	1	1	1	0	0	0	1	0	imm9	0	1	Rn	Rt
Load/store register (unpriv	vileged)	si	ze	1	1	1	٧	0	0	0	рс	0	imm9	1	0	Rn	Rt
STTRB	-	0	0	1	1	1	0	0	0	0	0	0	imm9	1	0	Rn	Rt
LDTRB	-	0	0	1	1	1	0	0	0	0	1	0	imm9	1	0	Rn	Rt
LDTRSB	64-bit	0	0	1	1	1	0	0	0	1	0	0	imm9	1	0	Rn	Rt
LDTRSB	32-bit	0	0	1	1	1	0	0	0	1	1	0	imm9	1	0	Rn	Rt
STTRH	-	0	1	1	1	1	0	0	0	0	0	0	imm9	1	0	Rn	Rt
LDTRH	-	0	1	1	1	1	0	0	0	0	1	0	imm9	1	0	Rn	Rt
LDTRSH	64-bit	0	1	1	1	1	0	0	0	1	0	_	imm9	1	0	Rn	Rt
LDTRSH	32-bit	0	1	1	1	1	0	0	0	1	1	_	imm9	1	0	Rn	Rt
STTR	32-bit	1	0	1	1	1	0	0	0	0	0	0	imm9	1	0	Rn	Rt
LDTR	32-bit	1	0	1	1	1	0	0	0	0	1		imm9	1	0	Rn	Rt
LDTRSW	-	1	0	1	1	1	0	0	0	1	0	_	imm9	1	0	Rn	Rt
STTR	64-bit	1	1	1	1	1	0	0	0	0	0		imm9	1	0	Rn	Rt
LDTR	64-bit	1	1	1	1	1	0	0	0	0	1		imm9	1	0	Rn	Rt
Load/store register (imme		si	ze	1	1	1	٧	0	0		рс	_	imm9	1	1	Rn	Rt
STRB(immediate)	Pre-index	0	0	1	1	1	0	0	0	0	0	_	imm9	1	1	Rn	Rt
	Pre-index	0	0	1	1	1	0	0	0	0	1		imm9	1	1	Rn	Rt
` ,	64-bit	0	0	1	1	1	0	0	0	1	0	_	imm9	1	1	Rn	Rt
LDRSB(immediate)	32-bit	0	0	1	1	1	0	0	0	1	1		imm9	1	1	Rn	Rt
STR(immediate,SIMD&		0	0	1	1	1	1	0	0	0	0	0	imm9	1	1	Rn	Rt
LDR(immediate,SIMD&		0	0	1	1	1	1	0	0	0	1	0	imm9	1	1	Rn	Rt
STR(immediate,SIMD&		0	0	1	1	1	1	0	0	1	0	0	imm9	1	1	Rn	Rt
LDR(immediate,SIMD&		0	0	1	1	1	1	0	0	1	1	_	imm9	1	1	Rn	Rt
	Pre-index	0	1	1	1	1	0	0	0	0	0	_	imm9	1	1	Rn	Rt
, ,	Pre-index	0	1	1	1	1	0	0	0	0	1			1	1	Rn	Rt
LDRSH(immediate)	64-bit	0	1	1	1	1	0	0	0	1	0			1	1	Rn	Rt
LDRSH(immediate)	32-bit	0	1	1	1	1	0	0	0	1	1			1	1	Rn	Rt
STR(immediate,SIMD&		0	1	1	1	1	1	0	0	0	0	_	imm9	1	1	Rn	Rt
LDR(immediate,SIMD&		0	1	1	1	1	1	0	0	0	1		imm9	1	1	Rn	Rt
STR(immediate)	32-bit	1	0	1	1	1	0	0	0	0	0			1	1	Rn	Rt
LDR(immediate)	32-bit	1	0	1	1	1	0	0	0	0	1		_	1	1	Rn	Rt
, ,	Pre-index	1	0	1	1	1	0	0	0	1	0			1	1	Rn	Rt
STR(immediate,SIMD&		1	0	1	1	1	1	0	0	0				1	1	Rn	Rt
LDR(immediate,SIMD&		1	0	1	1	1	1	0		0				1	1	Rn	Rt

instruction page	variant	31	30	29	28	27	26	25	24	23	3 2	2 21	1 20 19 18 17 16	15	14	13	12	11	10	9 8 7 6 5	4 3 2 1 0
STR(immediate)	64-bit	1	1	1	1	1	0	0	0	0	С	0	imm9)				1	1	Rn	Rt
LDR(immediate)	64-bit	1	1	1	1	1	0	0	0	0	1	0	imm9)				1	1	Rn	Rt
STR(immediate,SIMD&	64-bit	1	1	1	1	1	1	0	0	0	C	0	imm9)				1	1	Rn	Rt
LDR(immediate,SIMD&	64-bit	1	1	1	1	1	1	0	0	0	1	0	imm9)				1	1	Rn	Rt
Load/store register (regist		siz	ze	1	1	1	v	0	0	0	рс	1	Rm	O	ptic	on	S	1	0	Rn	Rt
STRB(register)	-	0	0	1	1	1	0	0	0	C) () 1	Rm	-]	-	-	S	1	0	Rn	Rt
LDRB(register)	-	0	0	1	1	1	0	0	0	C) .	1 1	Rm	-	-	-	S	1	0	Rn	Rt
LDRSB(register)	64-bit	0	0	1	1	1	0	0	0	1	() 1	Rm	-	-	-	S	1	0	Rn	Rt
LDRSB(register)	32-bit	0	0	1	1	1	0	0	0	1	1	1 1	Rm	-	-	-	S	1	0	Rn	Rt
STR(register,SIMD&FP	8-bit	0	0	1	1	1	1	0	0	C) () 1	Rm	-	-	-	S	1	0	Rn	Rt
LDR(register,SIMD&FP	8-bit	0	0	1	1	1	1	0	0	C) .	1 1	Rm	-	-	-	S	1	0	Rn	Rt
STR(register,SIMD&FP	128-bit	0	0	1	1	1	1	0	0	1	1 () 1	Rm	-	-	-	S	1	0	Rn	Rt
LDR(register,SIMD&FP	128-bit	0	0	1	1	1	1	0	0	1	1	1 1	Rm	-	-	-	S	1	0	Rn	Rt
STRH(register)	-	0	1	1	1	1	0	0	0	C) () 1	Rm	-	-	-	S	1	0	Rn	Rt
LDRH(register)	-	0	1	1	1	1	0	0	0	C) .	1 1	Rm	-	-	-	S	1	0	Rn	Rt
LDRSH(register)	64-bit	0	1	1	1	1	0	0	0	1	1 () 1	Rm	-	-	-	S	1	0	Rn	Rt
LDRSH(register)	32-bit	0	1	1	1	1	0	0	0	1	1	1 1	Rm	-	-	-	S	1	0	Rn	Rt
STR(register,SIMD&FP	16-bit	0	1	1	1	1	1	0	0	C) () 1	Rm	-	-	-	S	1	0	Rn	Rt
LDR(register,SIMD&FP		0	1	1	1	1	1	0	0	C) .	1 1	Rm	-	-	-	S	1	0	Rn	Rt
STR(register)	32-bit	1	0	1	1	1	0	0	0	C) () 1	Rm	-	-	-	S	1	0	Rn	Rt
LDR(register)	32-bit	1	0	1	1	1	0	0	0	C) ·	1 1	Rm	-	-	-	S	1	0	Rn	Rt
LDRSW(register)	-	1	0	1	1	1	0	0	0	1	1 () 1	Rm	-	-	-	S	1	0	Rn	Rt
STR(register,SIMD&FP	32-bit	1	0	1	1	1	1	0	0	C) () 1	Rm	-	-	-	S	1	0	Rn	Rt
LDR(register,SIMD&FP	32-bit	1	0	1	1	1	1	0	0	C) .	1 1	Rm	-	-	-	S	1	0	Rn	Rt
STR(register)	64-bit	1	1	1	1	1	0	0	0	C) () 1	Rm	-	-	-	S	1	0	Rn	Rt
LDR(register)	64-bit	1	1	1	1	1	0	0	0	C) .	1 1	Rm	-	-	-	S	1	0	Rn	Rt
PRFM(register)	-	1	1	1	1	1	0	0	0	1	() 1	Rm	-	-	-	S	1	0	Rn	Rt
STR(register,SIMD&FP	64-bit	1	1	1	1	1	1	0	0	C) () 1	Rm	-	-	-	S	1	0	Rn	Rt
LDR(register,SIMD&FP	64-bit	1	1	1	1	1	1	0	0	C) .	1 1	Rm	-	-	-	S	1	0	Rn	Rt
Load/store register (unsig	ned immediate)	siz	ze	1	1	1	v	0	1	0	рс		imm	12						Rn	Rt
STRB (immediate)	Unsigned offset	0	0	1	1	1	0	0	1	0	C		imm	12						Rn	Rt
LDRB (immediate)	Unsigned offset	0	0	1	1	1	0	0	1	0	1		imm	12						Rn	Rt
LDRSB (immediate)	64-bit	0	0	1	1	1	0	0	1	1			imm	12						Rn	Rt
LDRSB (immediate)	32-bit	0	0	1	1	1	0	0	1	1	1		imm	12						Rn	Rt
STR (immediate, SIMD	8-bit	0	0	1	1	1	1	0	1	0	C		imm	12						Rn	Rt
LDR (immediate, SIMD	8-bit	0	0	1	1	1	1	0	1	0			imm	12						Rn	Rt
STR (immediate, SIMD	128-bit	0	0	1	1	1	1	0	1	1	C)	imm	12						Rn	Rt
LDR (immediate, SIMD	128-bit	0	0	1	1	1	1	0	1	1	1		imm	12						Rn	Rt
STRH (immediate)	Unsigned offset	0	1	1	1	1	0	0	1	0	C)	imm	12						Rn	Rt
LDRH (immediate	Unsigned offset	0	1	1	1	1	0	0	1	0			imm	12						Rn	Rt
LDRSH (immediate)	64-bit	0	1	1	1	1	0	0	1	1			imm	12						Rn	Rt
LDRSH (immediate)	32-bit	0	1	1	1	1	0	0		1	1		imm	12						Rn	Rt
STR (immediate, SIMD	16-bit	0	1	1	1	1	1	0	1	0	C		imm	12						Rn	Rt

instruction page	variant	31	30	29	28	27	26	25	24	23	22	21	20 19 18 17 16	3 1	5 1	4 1	3 12	2 11 10	9 8	7 6 5	4 3 2 1 0
LDR (immediate, SIMD	16-bit	0	1	1	1	1	1	0	1	0	1		imn	m1	2	•			i	Rn	Rt
STR (immediate)	32-bit	1	0	1	1	1	0	0	1	0	0		imn	m1	2					Rn	Rt
LDR (immediate)	32-bit	1	0	1	1	1	0	0	1	0	1		imn	m1	2					Rn	Rt
LDRSW (immediate)	Unsigned offset	1	0	1	1	1	0	0	1	1	0		imn	m1	2					Rn	Rt
STR (immediate, SIMD	32-bit	1	0	1	1	1	1	0	1	0	0		imn	m1	2					Rn	Rt
LDR (immediate, SIMD	32-bit	1	0	1	1	1	1	0	1	0	1		imn	m1	2					Rn	Rt
STR (immediate)	64-bit	1	1	1	1	1	0	0	1	0	0		imn	m1	2					Rn	Rt
LDR (immediate)	64-bit	1	1	1	1	1	0	0	1	0	1		imn	m1	2					Rn	Rt
PRFM (immediate)	-	1	1	1	1	1	0	0	1	1	0		imn	m1	2					Rn	Rt
STR (immediate, SIMD	64-bit	1	1	1	1	1	1	0	1	0	0		imn	m1	2					Rn	Rt
LDR (immediate, SIMD	64-bit	1	1	1	1	1	1	0	1	0	1		imn	m1	2					Rn	Rt
AdvSIMD load/store multip	ole structures	0	Q	0	0	1	1	0	0	0	L	0			ор	СО	de	size	I	Rn	Rt
ST4(multiple structures)	No offset	0	Q	0	0	1	1	0	0	0	0	0	0 0 0 0 0	0) (О	0 0	size		Rn	Rt
ST1(multiple structures)	Four registers	0	Q	0	0	1	1	0	0	0	0	0		0) (0	1 0	size		₹n	Rt
ST3(multiple structures)	No offset	0	Q	0	0	1	1	0	0	0	0	0	0 0 0 0 0	0) 1	1	0 0	size		Rn	Rt
ST1(multiple structures)	Three registers	0	Q	0	0	1	1	0	0	0	0	0	0 0 0 0 0	0) 1	1	1 0	size	ı	₹n	Rt
ST1(multiple structures)		0	Q	0	0	1	1	0	0	0	0	0		0) 1	1	1 1	size	ı	₹n	Rt
ST2(multiple structures)	•	0	Q	0	0	1	1	0	0	0	0	0		1	(0	0 0	size	ı	₹n	Rt
ST1(multiple structures)	Two registers	0	Q	0	0	1	1	0	0	0	0	0	0 0 0 0 0	1	(0	1 0	size	ı	₹n	Rt
LD4(multiple structures)	No offset	0	Q	0	0	1	1	0	0	0	1	0	0 0 0 0 0	0) (0	0 0	size	ı	₹n	Rt
LD1(multiple structures)		0	Q	0	0	1	1	0	0	0	1	0	0 0 0 0 0	0) (0	1 0	size	ı	₹n	Rt
LD3(multiple structures)	No offset	0	Q	0	0	1	1	0	0	0	1	0	0 0 0 0 0	0) 1	1	0 0	size	ı	₹n	Rt
LD1(multiple structures)	Three registers	0	Q	0	0	1	1	0	0	0	1	0	0 0 0 0 0	0) 1	1	1 0	size		₹n	Rt
LD1(multiple structures)	One register	0	Q	0	0	1	1	0	0	0	1	0	0 0 0 0 0	0) 1	1	1 1	size		₹n	Rt
LD2(multiple structures)		0	Q	0	0	1	1	0	0	0	1	0	0 0 0 0 0	1	(0	0 0	size	ı	₹n	Rt
LD1(multiple structures)	Two registers	0	Q	0	0	1	1	0	0	0	1	0	0 0 0 0 0	1	(0	1 0	size		₹n	Rt
	ole structures (post-indexed)	0	Q	0	0	1	1	0	0	1	L	0			ор	СО	de	size	I	Rn	Rt
ST4 (multiple structures	Register offset	0	Q	0	0	1	1	0	0	1	0	0	!= 11111	0) (0	0 0	size		₹n	Rt
ST1 (multiple structures	Four registers, register offset	0	Q	0	0	1	1	0	0	1	0	0	!= 11111	0) (0	1 0	size		Rn	Rt
ST3 (multiple structures	Register offset	0	Q	0	0	1	1	0	0	1	0	0	!= 11111	0) 1	1	0 0	size		₹n	Rt
	Three registers, register offset	0	Q	0	0	1	1	0	0	1	0	0	!= 11111	0) 1	1	1 0	size		₹n	Rt
ST1 (multiple structures	One register, register offset	0	Q	0	0	1	1	0	0	1	0	0	!= 11111	0) 1	1	1 1	size		Rn	Rt
ST2 (multiple structures	Register offset	0	Q	0	0	1	1	0	0	1		0		1	(0	0 0	size		Rn	Rt
	Two registers, register offset	0	Q	0	0	1	1	0	0	1	0	0	!= 11111	1	(0	1 0	size		₹n	Rt
ST4 (multiple structures	Immediate offset	0	Q	0	0	1	1	0	0	1	0	0	1 1 1 1 1	0) (0	0 0			₹n	Rt
ST1 (multiple structures	Four registers, immediate offset	0	Q	0	0	1	1	0	0	1	0	0	1 1 1 1 1	0) (0	1 0	size		₹n	Rt
ST3 (multiple structures	Immediate offset	0	Q	0	0	1	1	0	0	1	0	0	1 1 1 1 1	0) 1	1	0 0	size		₹n	Rt
` '	Three registers, immediate offset	0	Q	0	0	1	1	0	0	1	0	0	1 1 1 1 1	0	1	1	1 0		ı	₹n	Rt
	One register, immediate offset	0	Q	0	0	1	1	0	0	1	0	0	1 1 1 1 1	0	1	1	1 1	size	ı	Rn	Rt
ST2 (multiple structures	•	0	Q	0	0	1	1	0	0	1	0	0		1	(0	0 0	size	ı	Rn	Rt
	Two registers, immediate offset	0	Q	0	0	1	1	0	0	1	0	0		1		0	1 0	size	ı	Rn	Rt
LD4 (multiple structures	Register offset	0	Q	0	0	1	1	0	0	1	1	0	!= 11111	0) (0	0 0	size	ı	Rn	Rt
	Four registers, register offset		Q	0	0	1	1	0	0	1	1	0	!= 11111	0) (0	1 0	size	ı	Rn	Rt

instruction page	variant	31	30	29	28	27	26	25	24	23	22	21	20	19	18 1	17 1	6 1	5 1	4 1	3 1	2 11	1 10	9 8	7 6 5	4 3 2 1 0
LD3 (multiple structure	s Register offset				0	1	1	0	0	1	1	0	•	!= 1	111	11	() '	1 () () s	ize		Rn	Rt
LD1 (multiple structure	s Three registers, register offset	0	Q	0	0	1	1	0	0	1	1	0		!= 1	111	1	() /	1 1	(C) s	ize		Rn	Rt
LD1 (multiple structure	s One register, register offset	0	Q	0	0	1	1	0	0	1	1	0		!= 1	111	1	() /	1 1	1	s	ize		Rn	Rt
LD2 (multiple structure	s Register offset	0	Q	0	0	1	1	0	0	1	1	0		!= 1	111	1	1	(0 0) () s	ize		Rn	Rt
LD1 (multiple structure	s Two registers, register offset	0	Q	0	0	1	1	0	0	1	1	0		!= 1	111	1	1	() 1	C) s	ize		Rn	Rt
LD4 (multiple structure	s Immediate offset	0	Q	0	0	1	1	0	0	1	1	0	1	- 1	1	1	1 () (0 0) () s	ize		Rn	Rt
LD1 (multiple structure	s Four registers, immediate offset	0	Q	0	0	1	1	0	0	1	1	0	1	1	1	1	1 () () 1	C) s	ize		Rn	Rt
LD3 (multiple structure	s Immediate offset	0		0	0	1	1	0	0	1	1	0	1	1	1	1	1 () (1 () () s	ize		Rn	Rt
LD1 (multiple structure	s Three registers, immediate offset	0	Q	0	0	1	1	0	0	1	1	0	1	1	1	1	1 () (1 1	C) s	ize		Rn	Rt
LD1 (multiple structure	s One register, immediate offset	0	Q	0	0	1	1	0	0	1	1	0	1	1	1	1	1 () (1 1	1	s	ize		Rn	Rt
LD2 (multiple structure	s Immediate offset	0	Q	0	0	1	1	0	0	1	1	0	1	1	1	1	1 1	(0 0) () s	ize		Rn	Rt
LD1 (multiple structure	s Two registers, immediate offset	0	Q	0	0	1	1	0	0	1	1	0	1	1	1	1	1 1	() 1	C) s	ize		Rn	Rt
AdvSIMD load/store singl		0	Q	0	0	1	1	0	1	0	L	R	0	0	0	0	0 c	рс	ode	9	s	ize		Rn	Rt
ST1 (single structure)	8-bit	0	Q	0	0	1	1	0	1	0	0	0	0	0	0	0	0 0) (-	-		Rn	Rt
ST3 (single structure)	8-bit	0	Q	0	0	1	1	0	1	0	0	0	0	0	0	0	0 0) () 1	-	-	-		Rn	Rt
ST1 (single structure)	16-bit	0	Q	0	0	1	1	0	1	0	0	0	0	0	0	0	0 0) /	1 () -	х	0		Rn	Rt
ST3 (single structure)	16-bit	0	Q	0	0	1	1	0	1	0	0	0	0	0	0		0 0) /	1 1	-	х	0		Rn	Rt
ST1 (single structure)	32-bit	0	_	0	0	1	1	0	1	0	0	0	0	0	0	0	0 1	(0 0) -	0			Rn	Rt
ST1 (single structure)	64-bit	0	Q	0	0	1	1	0	1	0	0	0	0	0	0	0	0 1	(0 0) (0	1		Rn	Rt
ST3 (single structure)	32-bit	0	Q	0	0	1	1	0	1	0	0	0	0	0	0	0	0 1	() 1	-	0	0		Rn	Rt
ST3 (single structure)	64-bit	0		0	0	1	1	0	1	0	0	0	0	0	0	0	0 1) ′	C	0	1		Rn	Rt
ST2 (single structure)	8-bit	0	Q	0	0	1	1	0	1	0	0	1	0	0	0	0	0 0) (0 0) -	-	-		Rn	Rt
ST4 (single structure)	8-bit	0	Q	0	0	1	1	0	1	0	0	1	0	0	0	0	0 0) () 1	-	-	-		Rn	Rt
ST2 (single structure)	16-bit	0	Q	0	0	1	1	0	1	0	0	1	0	0	0	0	0 0) /	1 () -	х	0		Rn	Rt
ST4 (single structure)	16-bit	0	Q	0	0	1	1	0	1	0	0	1	0	0	0	0	0 0) /	1 1	-	х	0		Rn	Rt
ST2 (single structure)	32-bit	0	Q	0	0	1	1	0	1	0	0	1	0	0	0	0	0 1	(0 0) -	0	0		Rn	Rt
ST2 (single structure)	64-bit	0	Q	0	0	1	1	0	1	0	0	1	0	0	0	0	0 1	(0 0) (0	1		Rn	Rt
ST4 (single structure)	32-bit	0	Q	0	0	1	1	0	1	0	0	1	0	0	0	0	0 1	() 1	-	0	0		Rn	Rt
ST4 (single structure)	64-bit	0	Q	0	0	1	1	0	1	0	0	1	0	0	0	0	0 1	() 1	C	0	1		Rn	Rt
LD1 (single structure)	8-bit	0	Q	0	0	1	1	0	1	0	1	0	0	0	0	0	0 0) (0 0) -	-	-		Rn	Rt
LD3 (single structure)	8-bit	0	Q	0	0	1	1	0	1	0	1	0			0	0	0 0) () 1	-	-	-		Rn	Rt
LD1 (single structure)	16-bit	0	Q	0	0	1	1	0	1	0	1	0	0	0	0	0	0 0) .	1 () -	Х	0		Rn	Rt
LD3 (single structure)	16-bit	0		0	0	1	1	0	1	0	1	0		0	0	0	0 0) .	1 1	-	Х	0		Rn	Rt
LD1 (single structure)	32-bit	0	Q	0	0	1	1	0	1	0	1	0	0	U	0	0	0 1	(0 0) -	0	0		Rn	Rt
LD1 (single structure)	64-bit	0		0	0	1	1	0	1	0	1	0	0	0	0	0	0 1	(0 0) (0	1		Rn	Rt
LD3 (single structure)	32-bit	0	Q	0	0	1	1	0	1	0	1	0	0		0	0	0 1) 1	-	0	0		Rn	Rt
LD3 (single structure)	64-bit	0		0	0	1	1	0	1	0	1	0	0	0	0	0	0 1	() 1	C	0	1		Rn	Rt
LD1R	No offset	0		0	0	1	1	0	1	0	1	0	0	0	0	0	0 1	1 .	1 () () -	-		Rn	Rt
LD3R	No offset	0		0	0	1	1	0	1	0	1	0	0	0	0	0	0 1	1 .	1 1	C) -	-		Rn	Rt
LD2 (single structure)	8-bit	0		0	0	1	1	0	1	0	1	1	0	0	0	0	0 0) (0 0) -	-	-		Rn	Rt
LD4 (single structure)	8-bit	0		0	0	1	1	0	1	0	1	1			0	0	0 0) () 1	-	-	-		Rn	Rt
LD2 (single structure)	16-bit	0	Q	0	0	1	1	0	1	0	1	1	0	0			0 0		1 () -	х	0		Rn	Rt
LD4 (single structure)	16-bit	0	Q	0	0	1	1	0	1	0	1	1	0				0 0		1 1	-	х	_		Rn	Rt

instruction page	variant	31	30	29	28	27	26	25	24	23	22	21	20 19	9 18	3 17	16	15	14	13	12	11	10	9 8 7 6 5	4 3 2 1 0
LD2 (single structure)	32-bit	0	Q	0	0	1	1	0	1	0	1	1	0 0	0	0	0	1	0	0	-	0	0	Rn	Rt
LD2 (single structure)	64-bit	0	Q	0	0	1	1	0	1	0	1	1	0 0	0	0	0	1	0	0	0	0	1	Rn	Rt
LD4 (single structure)	32-bit	0	Q	0	0	1	1	0	1	0	1	1	0 0	0	0	0	1	0	1	-	0	0	Rn	Rt
LD4 (single structure)	64-bit	0	Q	0	0	1	1	0	1	0	1	1	0 0	0	0	0	1	0	1	0	0	1	Rn	Rt
LD2R	No offset	0	Q	0	0	1	1	0	1	0	1	1	0 0	0	0	0	1	1	0	0	-	-	Rn	Rt
LD4R	No offset	0	Q	0	0	1	1	0	1	0	1	1	0 0	0	0	0	1	1	1	0	-	-	Rn	Rt
AdvSIMD load/store singl	e structure (post-indexed)	0	Q	0	0	1	1	0	1	1	L	R	•	Rr	n		ор	СО	de	S	si	ze	Rn	Rt
ST1 (single structure)	8-bit, register offset	0	Q	0	0	1	1	0	1	1	0	0	!=	=11	111		0	0	0	-	-	-	Rn	Rt
ST3 (single structure)	8-bit, register offset	0	Q	0	0	1	1	0	1	1	0	0	!=	=11	111		0	0	1	-	-	-	Rn	Rt
ST1 (single structure)	16-bit, register offset	0	Q	0	0	1	1	0	1	1	0	0	!=	=11	111		0	1	0	-	Х	0	Rn	Rt
ST3 (single structure)	16-bit, register offset	0	Q	0	0	1	1	0	1	1	0	0	!=	=11	111		0	1	1	-	Х	0	Rn	Rt
ST1 (single structure)	32-bit, register offset	0	Q	0	0	1	1	0	1	1	0	0	!=	=11	111		1	0	0	-	0	0	Rn	Rt
ST1 (single structure)	64-bit, register offset	0	Q	0	0	1	1	0	1	1	0	0	!=	=11	111		1	0	0	0	0	1	Rn	Rt
ST3 (single structure)	32-bit, register offset	0	Q	0	0	1	1	0	1	1	0	0	!=	=11	111		1	0	1	-	0	0	Rn	Rt
ST3 (single structure)	64-bit, register offset	0	Q	0	0	1	1	0	1	1	0	0	!=	=11	111		1	0	1	0	0	1	Rn	Rt
ST1 (single structure)	8-bit, immediate offset	0	Q	0	0	1	1	0	1	1	0	0	1 1	1	1	1	0	0	0	-	-	-	Rn	Rt
ST3 (single structure)	8-bit, immediate offset	0	Q	0	0	1	1	0	1	1	0	0	1 1	1	1	1	0	0	1	-	-	-	Rn	Rt
ST1 (single structure)	16-bit, immediate offset	0	Q	0	0	1	1	0	1	1	0	0	1 1	1	1	1	0	1	0	-	х	0	Rn	Rt
ST3 (single structure)	16-bit, immediate offset	0	Q	0	0	1	1	0	1	1	0	0	1 1	1	1	1	0	1	1	-	х	0	Rn	Rt
ST1 (single structure)	32-bit, immediate offset	0	Q	0	0	1	1	0	1	1	0	0	1 1	1	1	1	1	0	0	-	0	0	Rn	Rt
ST1 (single structure)	64-bit, immediate offset	0	Q	0	0	1	1	0	1	1	0	0	1 1	1	1	1	1	0	0	0	0	1	Rn	Rt
ST3 (single structure)	32-bit, immediate offset	0	Q	0	0	1	1	0	1	1	0	0	1 1	1	1	1	1	0	1	-	0	0	Rn	Rt
ST3 (single structure)	64-bit, immediate offset	0	Q	0	0	1	1	0	1	1	0	0	1 1	1	1	1	1	0	1	0	0	1	Rn	Rt
ST2 (single structure)	8-bit, register offset	0	Q	0	0	1	1	0	1	1	0	1	!=	=11	111	•	0	0	0	-	-	-	Rn	Rt
ST4 (single structure)	8-bit, register offset	0	Q	0	0	1	1	0	1	1	0	1	!=	=11	111		0	0	1	-	-	-	Rn	Rt
ST2 (single structure)	16-bit, register offset	0	Q	0	0	1	1	0	1	1	0	1	!=	=11	111		0	1	0	-	х	0	Rn	Rt
ST4 (single structure)	16-bit, register offset	0	Q	0	0	1	1	0	1	1	0	1	!=	=11	111		0	1	1	-	х	0	Rn	Rt
ST2 (single structure)	32-bit, register offset	0	Q	0	0	1	1	0	1	1	0	1	!=	=11	111		1	0	0	-	0	0	Rn	Rt
ST2 (single structure)	64-bit, register offset	0	Q	0	0	1	1	0	1	1	0	1	!=	=11	111		1	0	0	0	0	1	Rn	Rt
ST4 (single structure)	32-bit, register offset	0	Q	0	0	1	1	0	1	1	0	1	!=	=11	111		1	0	1	-	0	0	Rn	Rt
ST4 (single structure)	64-bit, register offset	0	Q	0	0	1	1	0	1	1	0	1	!=	=11	111		1	0	1	0	0	1	Rn	Rt
ST2 (single structure)	8-bit, immediate offset	0	Q	0	0	1	1	0	1	1	0	1	1 1	1	1	1	0	0	0	-	-	-	Rn	Rt
ST4 (single structure)	8-bit, immediate offset	0	Q	0	0	1	1	0	1	1	0	1	1 1				0	0	1	-	-	-	Rn	Rt
ST2 (single structure)	16-bit, immediate offset	0	Q	0	0	1	1	0	1	1	0	1	1 1	1	1	1	0	1	0	-	Х	0	Rn	Rt
ST4 (single structure)	16-bit, immediate offset	0	Q	0	0	1	1	0	1	1			1 1	1	1	1	0	1	1	-	х	0	Rn	Rt
ST2 (single structure)	32-bit, immediate offset	0	Q	0	0	1	1	0	1	1	0	1	1 1	1	1	1	1	0	0	-	0	0	Rn	Rt
ST2 (single structure)	64-bit, immediate offset	0	Q	0	0	1	1	0	1	1	0	1	1 1	1	1	1	1	0	0	0	0	1	Rn	Rt
ST4 (single structure)	32-bit, immediate offset	0	Q	0	0	1	1	0	1	1	0	1	1 1	1	1	1	1	0	1	-	0	0	Rn	Rt
ST4 (single structure)	64-bit, immediate offset	0	Q	0	0	1	1	0	1	1	0	1	1 1	1	1	1	1	0	1	0	0	1	Rn	Rt
LD1 (single structure)	8-bit, register offset	0	Q	0	0	1	1	0	1	1	1	_	!=	=11	111	•	0	0	0	-	-	-	Rn	Rt
LD3 (single structure)	8-bit, register offset	0	Q	0	0	1	1	0	1	1	1	_		=11			0	0	1	-	-	-	Rn	Rt
LD1 (single structure)	16-bit, register offset	0	Q	0	0	1	1	0	1	1	1		!=	=11	111		0	1	0	-	Х	0	Rn	Rt
LD3 (single structure)	16-bit, register offset		Q	0	0	1	1	0	1	1	1		!=	=11	111		0	1	1	-	Х		Rn	Rt

instruction page	variant	31	30	29	28	27	26	25	24	23	3 22	21	20 19 18	17	16	15	14	13	12	11	10	9 8 7 6 5	4 3 2 1 0
LD1 (single structure)	32-bit, register offset	0	Q	0	0	1	1	0	1	1	1	0	!=111	11		1	0	0	-	0	0	Rn	Rt
LD1 (single structure)	64-bit, register offset	0	Q	0	0	1	1	0	1	1	1	0	!=111	11		1	0	0	0	0	1	Rn	Rt
LD3 (single structure)	32-bit, register offset	0	Q	0	0	1	1	0	1	1	1	0	!=111	11		1	0	1	-	0	0	Rn	Rt
LD3 (single structure)	64-bit, register offset	0	Q	0	0	1	1	0	1	1	1	0	!=111	11		1	0	1	0	0	1	Rn	Rt
LD1R	Register offset	0	Q	0	0	1	1	0	1	1	1	0	!=111	11		1	1	0	0	-	-	Rn	Rt
LD3R	Register offset	0	Q	0	0	1	1	0	1	1	1	0	!=111	11		1	1	1	0	-	-	Rn	Rt
LD1 (single structure)	8-bit, immediate offset	0	Q	0	0	1	1	0	1	1	1	0	1 1 1	1	1	0	0	0	-	-	-	Rn	Rt
LD3 (single structure)	8-bit, immediate offset	0	Q	0	0	1	1	0	1	1	1	0	1 1 1	1	1	0	0	1	-	-	-	Rn	Rt
LD1 (single structure)	16-bit, immediate offset	0	Q	0	0	1	1	0	1	1	1	0	1 1 1	1	1	0	1	0	-	х	0	Rn	Rt
LD3 (single structure)	16-bit, immediate offset	0	Q	0	0	1	1	0	1	1	1	0	1 1 1	1	1	0	1	1	-	х	0	Rn	Rt
LD1 (single structure)	32-bit, immediate offset	0	Q	0	0	1	1	0	1	1	1	0	1 1 1	1	1	1	0	0	-	0	0	Rn	Rt
LD1 (single structure)	64-bit, immediate offset	0	Q	0	0	1	1	0	1	1	1	0	1 1 1	1	1	1	0	0	0	0	1	Rn	Rt
LD3 (single structure)	32-bit, immediate offset	0	Q	0	0	1	1	0	1	1	1	0	1 1 1	1	1	1	0	1	-	0	0	Rn	Rt
LD3 (single structure)	64-bit, immediate offset	0	Q	0	0	1	1	0	1	1	1	0	1 1 1	1	1	1	0	1	0	0	1	Rn	Rt
LD1R	Immediate offset	0	Q	0	0	1	1	0	1	1	1	0	1 1 1	1	1	1	1	0	0	-	-	Rn	Rt
LD3R	Immediate offset	0	Q	0	0	1	1	0	1	1	1	0	1 1 1	1	1	1	1	1	0	-	-	Rn	Rt
LD2 (single structure)	8-bit, register offset	0	Q	0	0	1	1	0	1	1	1	1	!=111	11		0	0	0	-	-	-	Rn	Rt
LD4 (single structure)	8-bit, register offset	0	Q	0	0	1	1	0	1	1	1	1	!=111	11		0	0	1	-	-	-	Rn	Rt
LD2 (single structure)	16-bit, register offset	0	Q	0	0	1	1	0	1	1	1	1	!=111	11		0	1	0	-	Х	0	Rn	Rt
LD4 (single structure)	16-bit, register offset	0	Q	0	0	1	1	0	1	1	1	1	!=111	11		0	1	1	-	Х	0	Rn	Rt
LD2 (single structure)	32-bit, register offset	0	Q	0	0	1	1	0	1	1	1	1	!=111	11		1	0	0	-	0	0	Rn	Rt
LD2 (single structure)	64-bit, register offset	0	Q	0	0	1	1	0	1	1	1	1	!=111	11		1	0	0	0	0	1	Rn	Rt
LD4 (single structure)	32-bit, register offset	0	Q	0	0	1	1	0	1	1	1	1	!=111	11		1	0	1	-	0	0	Rn	Rt
LD4 (single structure)	64-bit, register offset	0	Q	0	0	1	1	0	1	1	1	1	!=111	11		1	0	1	0	0	1	Rn	Rt
LD2R	Register offset	0	Q	0	0	1	1	0	1	1	1	1	!=111	11		1	1	0	0	-	-	Rn	Rt
LD4R	Register offset	0	Q	0	0	1	1	0	1	1	1	1	!=111	11		1	1	1	0	-	-	Rn	Rt
LD2 (single structure)	8-bit, immediate offset	0	Q	0	0	1	1	0	1	1	1	1	1 1 1	1	1	0	0	0	-	-	-	Rn	Rt
LD4 (single structure)	8-bit, immediate offset	0	Q	0	0	1	1	0	1	1	1	1	1 1 1	1	1	0	0	1	-	-	-	Rn	Rt
LD2 (single structure)	16-bit, immediate offset	0	Q	0	0	1	1	0	1	1	1	1	1 1 1	1	1	0	1	0	-	х	0	Rn	Rt
LD4 (single structure)	16-bit, immediate offset	0	Q	0	0	1	1	0	1	1	1	1	1 1 1	1	1	0	1	1	-	х	0	Rn	Rt
LD2 (single structure)	32-bit, immediate offset	0	Q	0	0	1	1	0	1	1	1	1	1 1 1	1	1	1	0	0	-	0	0	Rn	Rt
LD2 (single structure)	64-bit, immediate offset	0	Q	0	0	1	1	0	1	1	1	1	1 1 1	1	1	1	0	0	0	0	1	Rn	Rt
LD4 (single structure)	32-bit, immediate offset	0	Q	0	0	1	1	0	1	1	1	1	1 1 1	1	1	1	0	1	-	0	0	Rn	Rt
LD4 (single structure)	64-bit, immediate offset	0	Q		0	1		0		1	1	1	1 1 1	1	1	1	0		0	0	1	Rn	Rt
LD2R	Immediate offset	0	Q	0	0	1	1	0	1	1	1	1	1 1 1	1	1	1	1	0	0	-	-	Rn	Rt
LD4R	Immediate offset	0	Q	0	0	1	1	0	1	1	1	1	1 1 1	1	1	1	1	1	0	-	-	Rn	Rt
Data processing - Imme	ediate				1	0	0																
PC-rel. addressing		ор	im	mlo	1	0		0								in	ımh	i					Rd
ADR	-	0		mlo		0		0								in	nmh	i					Rd
ADRP	-	1		mlo		0		0								in	nmh	i					Rd
Add/subtract (immediate)				S	1	0	0	0	1	s	hift			i	imn	ո12						Rn	Rd
ADD (immediate)	32-bit	0		0	1			0	1	-	-			i	imn	112						Rn	Rd
ADDS (immediate)	32-bit	0	0	1	1	0	0	0	1	-	-			i	imm	ո12						Rn	Rd

instruction page	variant	31	30	29	28	27	26	25	24	23	22	2 21	20 19 18 17 16	15	14	13	12	11	10	9	8 7 6 5	4 3	2 1 0
SUB (immediate)	32-bit	0	1	0	1	0	0	0	1	-	-		imn				•				Rn	.	Rd
SUBS (immediate)	32-bit	0	1	1	1	0	0	0	1	-	-		imn	ո12							Rn		Rd
ADD (immediate)	64-bit	1	0	0	1	0	0	0	1	-	-		imn	ո12							Rn		Rd
ADDS (immediate)	64-bit	1	0	1	1	0	0	0	1	-	-		imn	ո12							Rn		Rd
SUB (immediate)	64-bit	1	1	0	1	0	0	0	1	-	-		imn	ո12							Rn		Rd
SUBS (immediate)	64-bit	1	1	1	1	0	0	0	1	-	-		imn	ո12							Rn		Rd
Logical (immediate)		sf	op	С	1	0	0	1	0	0	N	ı	immr			im	ms				Rn		Rd
AND (immediate)	32-bit	0	0	0	1	0	0	1	0	0	0		immr			im	ms				Rn		Rd
ORR (immediate)	32-bit	0	0	1	1	0	0	1	0	0	0		immr			im	ms				Rn		Rd
EOR (immediate)	32-bit	0	1	0	1	0	0	1	0	0	0		immr			im	ms				Rn		Rd
ANDS (immediate)	32-bit	0	1	1	1	0	0	1	0	0	0		immr			im	ms				Rn		Rd
AND (immediate)	64-bit	1	0	0	1	0	0	1	0	0	-		immr			im	ms				Rn		Rd
ORR (immediate)	64-bit	1	0	1	1	0	0	1	0	0	-		immr			im	ms				Rn		Rd
EOR (immediate)	64-bit	1	1	0	1	0	0	1	0	0	-		immr			im	ms				Rn		Rd
ANDS (immediate)	64-bit	1	1	1	1	0	0	1	0	0	-		immr			im	ms				Rn		Rd
Move wide (immediate)		sf	op	С	1	0	0	1	0	1	r	hw				imr	n16	5					Rd
MOVN	32-bit	0	0	0	1	0	0	1	0	1	-	-				imn	n16	;					Rd
MOVZ	32-bit	0	1	0	1	0	0	1	0	1	-	_				imn	n16	;					Rd
MOVK	32-bit	0	1	1	1	0	0	1	0	1	-	_				imn	n16	;					Rd
MOVN	64-bit	1	0	0	1	0	0	1	0	1	-	_				imn	n16	;					Rd
MOVZ	64-bit	1	1	0	1	0	0	1	0	1	-	_				imn	n16	;					Rd
MOVK	64-bit	1	1	1	1	0	0	1	0	1	-	-				imn	n16	;					Rd
Bitfield		sf	op	С	1	0	0	1	1	0	N		immr			im	ms				Rn		Rd
SBFM	32-bit	0	0	0	1	0	0	1	1	0	0		immr			im	ms				Rn		Rd
BFM	32-bit	0	0	1	1	0	0	1	1	0	0		immr			im	ms				Rn		Rd
UBFM	32-bit	0	1	0	1	0	0	1	1	0	0		immr			im	ms				Rn		Rd
SBFM	64-bit	1	0	0	1	0	0	1	1	0	1		immr			im	ms				Rn		Rd
BFM	64-bit	1	0	1	1	0	0	1	1	0	1		immr			im	ms				Rn		Rd
UBFM	64-bit	1	1	0	1	0	0	1	1	0	1		immr			im	ms				Rn		Rd
Extract		sf	ор	21	1	0	0	1	1	1	N	00	Rm			im	ms				Rn		Rd
EXTR	32-bit	0	0	0	1	0	0	1	1	1	0	0	Rm	0	Х	Х	х	х	Х		Rn		Rd
EXTR	64-bit	1	0	0	1	0	0	1	1	1	1	0	Rm	-	-	-	-	-	-		Rn		Rd
Data Processing - regist	er					1	0	1															
Logical (shifted register)		sf	op	С	0	1	0	1	0	sł	nift	N	Rm			im	m6				Rn	' 	Rd
AND (shifted register)	32-bit	0	0	0	0	1	0	1	0		hift			-	_	-	_	-	-		Rn		Rd
BIC (shifted register)	32-bit	0	0	0	0	1	0	1	0		hift		Rm	-	-	-	-	-	-		Rn		Rd
ORR (shifted register)	32-bit	0	0	1	0	1	0	1	0		hift		Rm	-	-	-	-	-	-		Rn		Rd
ORN (shifted register)	32-bit	0	0	1	0	1	0	1	0		hift		Rm	-	-	-	-	-	-		Rn		Rd
EOR (shifted register)	32-bit	0	1	0	0	1	0	1	0		hift		Rm	-	-	-	-	-	-		Rn		Rd
EON (shifted register)	32-bit	0	1	0	0	1	0	1	0		hift		Rm	-	-	-	-	Ì -	-		Rn		Rd
ANDS (shifted register)		0	1	1	0	1	0	1	0		hift		Rm	-	-	-	-	۱.	-		Rn		Rd
BICS (shifted register)	32-bit	0	1	1	0	1	0	1	0		hift		Rm	-	-	-	-	Ì -	-		Rn		Rd
AND (shifted register)	64-bit		0	0	0	1	0	1	0			0				1_	_	١_	۱_		Rn	i	Rd

instruction page	variant	313	30	29	28	27	26	25	24	23	22	21	20 19 18 17 16	15	1	4	13	12	11	10	9 8 7	6 5	4	3 2 1 0
BIC (shifted register)	64-bit	1	0	0	0	1	0	1	0	sh	nift	1	Rm	-	Ϊ.	- 1	-	-	-	-	Rı	<u> </u>		Rd
	64-bit	1	0	1	0	1	0	1	0	sh	nift	0	Rm	-	Ϊ-	- 1	-	-	-	-	Rı	1		Rd
, , , , , , , , , , , , , , , , , , , ,	64-bit	1	0	1	0	1	0	1	0		nift	1	Rm	-	Ϊ.	- 1	-	-	-	-	Rı	า		Rd
· · · · · · · · · · · · · · · · · · ·	64-bit	1	1	0	0	1	0	1	0		nift	0	Rm	-	Ϊ.	- 1	-	-	-	-	Rı	า		Rd
, , , , , , , , , , , , , , , , , , , ,	64-bit	1	1	0	0	1	0	1	0		nift	1	Rm	-	Ϊ.	- 1	-	-	-	-	Rı	า		Rd
ANDS (shifted register)	64-bit	1	1	1	0	1	0	1	0	sh	nift	0	Rm	-	Ϊ-	- 1	-	-	-	-	Rı	1		Rd
	64-bit	1	1	1	0	1	0	1	0		nift	1	Rm	-	Ϊ.	- 1	-	-	-	-	Rı	า		Rd
Add/subtract (shifted regis		sf	ор	S	0	1	0	1	1		ift	0	Rm			i	imr	n6		-	Rı	า		Rd
, , ,	32-bit	0	o l	0	0	1	0	1	1	-	-	0	Rm	-	Ι.	- 1	-	_	-	_	Rı	า		Rd
ADDS (shifted register)		0	0	1	0	1	0	1	1	-	-	0	Rm	-	Ϊ.	- 1	-	-	-	-	Rı	า		Rd
` ,	32-bit	0	1	0	0	1	0	1	1	_	-	0	Rm	-	Ϊ.	- 1	_	-	_	_	Rı			Rd
SUBS (shifted register)		0	1	1	0	1	0	1	1	_	-	0	Rm	-	Ϊ.	- 1	_	-	_	_	Rı	າ		Rd
, , , ,	64-bit	-	0	0	0	1	0	1	1	_	-	0	Rm	_	Ϊ.	- 1	_	_	_	_	Rı			Rd
ADDS (shifted register)		1	0	1	0	1	0	1	1	_	-	0	Rm	_	Ϊ.	- 1	_	_	_	_	Rı	า		Rd
, , ,	64-bit	1	1	0	0	1	0	1	1	_	-	0	Rm	_	Ϊ.	- 1	_	-	-	_	Rı			Rd
SUBS (shifted register)		1	1	1	0	1	0	1	1	_	-	0	Rm	_	1	- 1	_	-	-	_	Rı			Rd
Add/subtract (extended re		sf	эp	s	0	1	0	1	1	0	pt	1	Rm	0	pt	tio	n	ir	nm	3	Rı			Rd
ADD (extended register	•	0	0	0	0	1	0	1	1	0	0	_	Rm		_	tior		-	_	Ĭ _	Rı			Rd
ADDS (extended registe		-	0	1	0	1	0	1	1	0	0		Rm		•	tior		-	_	_	Rı			Rd
SUB (extended register		0	1	0	0	1	0	1	1	0	0		Rm		•	tior		-	_	_	Rı			Rd
SUBS (extended registe		0	1	1	0	1	0	1	1	0	0		Rm		-	tior		-	-	_	Rı			Rd
ADD (extended register			0	0	0	1	0	1	1	0	0		Rm		-	tior		-	-	_	Rı			Rd
ADDS (extended registe		1	0	1	0	1	0	1	1	0	0	_	Rm		•	tior		_	_	_	Rı			Rd
SUB (extended register		1	1	0	0	1	0	1	1	0	0		Rm		•	tior		-	-	_	Rı			Rd
SUBS (extended registe		1	1	1	0	1	0	1	1	0	0		Rm		•	tior		-	-	_	Rı			Rd
Add/subtract (with carry)		sf	оp	S	1	1	0	1	0	0	0	_			•		ОО	de	2		Rı			Rd
ADC	32-bit		0	0	1	1	0	1	0	0	0	_	Rm	0					0	0	Rı			Rd
ADCS	32-bit	+ +	0	1	1	1	0	1	0	0	0		Rm	0	_			0		0	Rı	າ		Rd
SBC	32-bit	0	1	0	1	1	0	1	0	0	0		Rm	0				0	0	0	Rı			Rd
SBCS	32-bit	0	1	1	1	1	0	1	0	0	0	0	Rm	0		0	0	0	0	0	Rı	า		Rd
ADC	64-bit	+ +	0	0	1	1	0	1	0	0	0		Rm	0		_		0	0	0	Rı			Rd
ADCS	64-bit	1	0	1	1	1	0	1	0	0	0		Rm	0	_			0	0	0	Rı			Rd
SBC	64-bit	1	1	0	1	1	0	1	0	0	0		Rm	0				0		0	Rı			Rd
SBCS	64-bit		1	1	1	1	0	1		0	0	0		0	(5	0	0	0	0	Rı			Rd
Conditional compare (regi		sf			1	1	0	1	0	0	1		imm5			on			0	ο2			о3	nzcv
CCMN (register)	32-bit		0	1	1	1	0	1	0	0	1		imm5			cor			0	0	Rı		0	nzcv
CCMP (register)	32-bit	0	1	1	1	1	0	1	0	0	1		imm5			cor			0	0	Rı	า	0	nzcv
CCMN (register)	64-bit	+ +	0	1	1	1	0	1	0	0	1	0	imm5			cor			0	0	Rı		0	nzcv
CCMP (register)	64-bit	1	1	1	1	1	0	1	0	0	1	0	imm5			cor			0	0	Rı		0	nzcv
Conditional compare (imm			gc	S	1	1	0	1	0	0	1	_	imm5			on				02			03	nzcv
CCMN (immediate)	32-bit		0	1	1	1	0	1	0	0	1	_	imm5			cor			1	0	Rı		0	nzcv
CCMP (immediate)	32-bit	-	1	1	1	1	0	1	0	0	1		imm5			cor			1	0	Rı		0	nzcv
CCMN (immediate)	64-bit			1	1	4	0	1	0	0	1					cor			1	0	Rı		0	nzcv

instruction page	variant	31	30	29	28	27	26	25	24	23	22	221	20 19 18 17 16	15	14 13 1	2 11	10	9 8 7 6 5	4 3	2 1 0
CCMP (immediate)	64-bit	1	1	1	1	1	0	1	0	0	1	0	imm5		cond	1	0	Rn	0	nzcv
Conditional select		sf	ор	S	1	1	0	1	0	1	0	0	Rm		cond	О	p2	Rn	i	Rd
CSEL	32-bit	0	0	0	1	1	0	1	0	1	0	0	Rm		cond	0	0	Rn		Rd
CSINC	32-bit	0	0	0	1	1	0	1	0	1	0	0	Rm		cond	0	1	Rn		Rd
CSINV	32-bit	0	1	0	1	1	0	1	0	1	0	0	Rm		cond	0	0	Rn		Rd
CSNEG	32-bit	0	1	0	1	1	0	1	0	1	0	0	Rm		cond	0	1	Rn		Rd
CSEL	64-bit	1	0	0	1	1	0	1	0	1	0	0	Rm		cond	0	0	Rn		Rd
CSINC	64-bit	1	0	0	1	1	0	1	0	1	0	0	Rm		cond	0	1	Rn		Rd
CSINV	64-bit	1	1	0	1	1	0	1	0	1	0	0	Rm		cond	0	0	Rn		Rd
CSNEG	64-bit	1	1	0	1	1	0	1	0	1	0	0	Rm		cond	0	1	Rn		Rd
Data-processing (3 source	9)	sf	op	54	1	1	0	1	1	C	p3	31	Rm	о0	R	a		Rn		Rd
MADD	32-bit	0	0	0	1	1	0	1	1	0	0	0	Rm	0	R	а		Rn		Rd
MSUB	32-bit	0	0	0	1	1	0	1	1	0	0	0	Rm	1	R	а		Rn		Rd
MADD	64-bit	1	0	0	1	1	0	1	1	0	0	0	Rm	0	R	а		Rn		Rd
MSUB	64-bit	1	0	0	1	1	0	1	1	0	0	0	Rm	1	R	а		Rn		Rd
SMADDL	-	1	0	0	1	1	0	1	1	0	0	1	Rm	0	R	а		Rn		Rd
SMSUBL	-	1	0	0	1	1	0	1	1	0	0	1	Rm	1	R	а		Rn		Rd
SMULH	-	1	0	0	1	1	0	1	1	0	1	0	Rm	0	R	а		Rn		Rd
UMADDL	-	1	0	0	1	1	0	1	1	1	0	1	Rm	0	R	а		Rn		Rd
UMSUBL	-	1	0	0	1	1	0	1	1	1	0	1	Rm	1	R	а		Rn		Rd
UMULH	-	1	0	0	1	1	0	1	1	1	1	0	Rm	0	R	а		Rn		Rd
Data-processing (2 source	9)	sf	0	S	1	1	0	1	0	1	1	0	Rm		opco			Rn		Rd
UDIV	32-bit	0	0	0	1	1	0	1	0	1	1	0	Rm	0			0	Rn		Rd
SDIV	32-bit	0	0	0	1	1	0	1	0	1	1	0	Rm	0	0 0 0	1	1	Rn		Rd
LSLV	32-bit	0	0	0	1	1	0	1	0	1	1	0	Rm	0	0 1 0	0 0	0	Rn		Rd
LSRV	32-bit	0	0	0	1	1	0	1	0	1	1	0	Rm	0	0 1 0	0 0	1	Rn		Rd
ASRV	32-bit	0	0	0	1	1	0	1	0	1	1	0	Rm	0	0 1 0) 1	0	Rn		Rd
RORV	32-bit	0	0	0	1	1	0	1	0	1	1	0	Rm	0	0 1 0) 1	1	Rn		Rd
CRC32B, CRC32H, CR	CRC32B	0	0	0	1	1	0	1	0	1	1	0	Rm	0	1 0 0	0 0	0	Rn		Rd
CRC32B, CRC32H, CR	CRC32H	0	0	0	1	1	0	1	0	1	1	0	Rm	0	1 0 0	0 0	1	Rn		Rd
CRC32B, CRC32H, CR	CRC32W	0	0	0	1	1	0	1	0	1	1	0	Rm	0	1 0 0) 1	0	Rn		Rd
CRC32CB, CRC32CH,		0	0	0	1	1	0	1	0	1	1	0	Rm	0	1 0 1	_	0	Rn		Rd
CRC32CB, CRC32CH,		-	0	0	1	1	0	1	0	1	1	0	Rm	0	1 0 1			Rn		Rd
CRC32CB, CRC32CH,	CRC32CW		0	0	1	1	0	1	0	1	1	U	Rm	0		1	0	Rn		Rd
UDIV	64-bit			0	1	1	0	1	0	1	1	0	Rm		0 0 0			Rn		Rd
SDIV	64-bit	1	0	0	1	1	0	1	0	1	1	0	Rm	0	0 0 0			Rn		Rd
LSLV	64-bit	1	0	0	1	1	0	1	0	1	1	0	Rm	0		0 (Rn		Rd
LSRV	64-bit	1	0	0	1	1	0	1	0	1	1	0	Rm	0	0 1 0			Rn		Rd
ASRV	64-bit	1	0	0	1	1	0	1	0	1	1	0	Rm	0	0 1 0		0	Rn		Rd
RORV	64-bit	1	0	0	1	1	0	1	0	1	1	0	Rm	0			1	Rn		Rd
CRC32B, CRC32H, CR			0	0	1	1	0	1	0	1	1	0	Rm	0	1 0 0		1	Rn		Rd
CRC32CB, CRC32CH,				0	1	1	0	1	0	1	_	0	Rm	0	1 0 1	1	1	Rn		Rd
Data-processing (1 source	9)	sf	1	S	1	1	0	1	0	1	1	0	opcode2		opco	de		Rn		Rd

instruction page	variant	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9 8 7 6 5	4 3	3 2 1 0
RBIT	32-bit	0	1	0	1	1	0	1	0	1	1	0	0	0	0		0				0	0	0	Rn		Rd
REV16	32-bit	0	1	0	1	1	0	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1	Rn		Rd
REV	32-bit	0	1	0	1	1	0	1	0	1	1	0	0	0		0	0	0	0	0	0	1	0	Rn		Rd
CLZ	32-bit	0	1	0	1	1	0	1	0	1	1	0	0	0	0	0	0	0	0	0	1	0	0	Rn		Rd
CLS	32-bit	0	1	0	1	1	0	1	0	1	1	0	0	0	0	0	0		0	0	1	0	1	Rn		Rd
RBIT	64-bit	1	1	0	1	1	0	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	Rn		Rd
REV16	64-bit	1	1	0	1	1	0	1	0	1	1	0	0	0	0		0		0	0	0	0	1	Rn		Rd
REV32	-	1	1	0	1	1	0	1	0	1	1	0		0	0	0	0	0	0	0	0	1	0	Rn		Rd
REV	64-bit	1	1	0	1	1	0	1	0	1	1	0	0	0	0	0	0	0	0	0	0	1	1	Rn		Rd
CLZ	64-bit	1	1	0	1	1	0	1	0	1	1	0		0	0	0	0	0	0	0	1	0	0	Rn		Rd
CLS	64-bit	1	1	0	1	1	0	1	0	1	1	0	0	0						0	1	0	1	Rn		Rd
Data Processing - SI	MD and floating point					1	1	1																		
Floating-point<->fixed		sf	0	S	1	1	1	1	0	ty	ре	0	rmo	ode	ор	COC	de			sc	ale			Rn		Rd
	ed-pc 32-bit to single-precision	0	0	0	1	1	1	1	0	0	1			0		1		-	-	-	-	-	-	Rn		Rd
•	ed-pc 32-bit to single-precision	0	0	0	1	1	1	1	0	0	_				0	1	1	-	-	-	-	-	-	Rn		Rd
	xed-r Single-precision to 32-bit	0	0	0	1	1	1	1	0	1	1			1	0	0	0	-	-	-	-	-	-	Rn		Rd
	ked-r Single-precision to 32-bit	0	0	0	1	1	1	1	0	1	1	0	1	1	0	0	1	-	-	-	-	-	-	Rn		Rd
•	ed-pc 32-bit to double-precision	0	0	0	1	1	1	1	0	0	0	0	0	0	0	1	0	-	-	Ī -	-	-	-	Rn		Rd
•	ed-pc 32-bit to double-precision	0	0	0	1	1	1	1	0	0	0	0	-		0	1	1	-	-	Ī -	-	-	-	Rn		Rd
	ked-r Double-precision to 32-bit	0	0	0	1	1	1	1	0	1	1	0		1	0	0	0	-	-	Ī -	-	-	-	Rn		Rd
,	ked-r Double-precision to 32-bit	0	0	0	1	1	1	1	0	1	1	0	1	1	0	0	1	-	-	Ī -	-	-	-	Rn		Rd
	ed-pc 64-bit to single-precision	1	0	0	1	1	1	1	0	0	0			0	0	1	0	-	-	Ī -	-	-	-	Rn		Rd
	ed-pc 64-bit to single-precision	1	0	0	1	1	1	1	0	0	0				0	1	1	-	-	Ī -	-	-	-	Rn		Rd
•	xed-r Single-precision to 64-bit	1	0	0	1	1	1	1	0	1	1			1	0	0	0	-	-	Ī -	-	-	-	Rn		Rd
	ked-۲ Single-precision to 64-bit	1	0	0	1	1	1	1	0	1	1	0	1	1	0	0	1	-	-	Ī -	-	-	-	Rn		Rd
	ed-pc 64-bit to double-precision	1	0	0	1	1	1	1	0	0	0	0	0	0	0	1	0	-	-	-	-	-	-	Rn		Rd
•	ed-pc 64-bit to double-precision	1	0	0	1	1	1	1	0	0	0	0	0	0	0	1	1	-	-	-	-	-	-	Rn		Rd
•	ked-r Double-precision to 64-bit	1	0	0	1	1	1	1	0	1	1	0		1	0	0	0	-	-	-	-	-	-	Rn		Rd
•	ked-r Double-precision to 64-bit	1	0	0	1	1	1	1	0	1	1	0	1	1			1	-	-	-	-	-	-	Rn		Rd
Floating-point condition	· · · · · · · · · · · · · · · · · · ·	М	0	S	1	1	1	1	0	ty	ре	1			Rm				cc	nd		0	1	Rn	ор	nzcv
FCCMP	Single-precision	0	0	0	1	1	1	1	0	0	0				Rm				CC	ond		0	1	Rn	0	nzcv
FCCMPE	Single-precision	0	0	0	1	1	1	1	0	0	0	1			Rm				CC	ond		0	1	Rn	1	nzcv
FCCMP	Double-precision	0	0	0	1	1	1	1	0	0	_				Rm				CC	ond		0	1	Rn	0	nzcv
FCCMPE	Double-precision	0	0	0	1	1	1	1	0		1	1			Rm					ond		0	1	Rn	1	nzcv
Floating-point data-pr		М	0	s	1	1	1	1	0		ре				Rm			(opo	cod	е	1	0	Rn		Rd
FMUL (scalar)	Single-precision	0	0	0	1	1	1	1	0	0					Rm			0	0	0	0	1	0	Rn		Rd
FDIV (scalar)	Single-precision	0	0	0	1	1	1	1	0	0	0				Rm			0	0	0	1	1	0	Rn		Rd
FADD (scalar)	Single-precision	0	0	0	1	1	1	1	0	0	0	1			Rm			0	0	1	0	1	0	Rn		Rd
FSUB (scalar)	Single-precision	0	0	0	1	1	1	1	0	0	0				Rm			0	0	1	1	1	0	Rn		Rd
FMAX (scalar)	Single-precision	0	0	0	1	1	1	1	0	0	0				Rm			0	1	0	0	1	0	Rn		Rd
FMIN (scalar)	Single-precision	0	0	0	1	1	1	1	0	0	0				Rm			0	1	0	1	1	0	Rn		Rd
FMAXNM (scalar)	Single-precision	0	0	0	1	1	1	1	0	0	0				Rm			0	1	1	0	1	0	Rn		Rd
FMINNM (scalar)	Single-precision	0	0	0			1		0	0	0		1		Rm			0	1	1	1	1	0	Rn	1	Rd

struction page	variant	31	30	29	28	27	26	25	24	23	3 2	2 ₂	1 20	19 18 1	7 1	6 1	5	14	13	12	11	10	9 8 7 6 5	4	3	2 1	1 0
FNMUL	Single-precision	0	0	0	1	1	1	1	0	0	_	_	_	Rm			_		_	0	1	0	Rn			Rd	
FMUL (scalar)	Double-precision	0	0	0	1	1	1	1	0	0	1	1		Rm		()	0	0	0	1	0	Rn		F	₹d	
FDIV (scalar)	Double-precision	0	0	0	1	1	1	1	0	0	1	1		Rm		()	0	0	1	1	0	Rn		F	₹d	
FADD (scalar)	Double-precision	0	0	0	1	1	1	1	0	0	1	1		Rm		()	0	1	0	1	0	Rn		F	₹d	
FSUB (scalar)	Double-precision	0	0	0	1	1	1	1	0	0	1	1		Rm		()	0	1	1	1	0	Rn		F	₹d	
FMAX (scalar)	Double-precision	0	0	0	1	1	1	1	0	0	1	1		Rm		(1	0	0	1	0	Rn		F	₹d	
FMIN (scalar)	Double-precision	0	0	0	1	1	1	1	0	0	1	1		Rm		()	1	0	1	1	0	Rn		F	₹d	
FMAXNM (scalar)	Double-precision	0	0	0	1	1	1	1	0	0	1	1		Rm		()	1	1	0	1	0	Rn		F	₹d	
FMINNM (scalar)	Double-precision	0	0	0	1	1	1	1	0	0	1	1		Rm		()	1	1	1	1	0	Rn		F	₹d	
FNMUL	Double-precision	0	0	0	1	1	1	1	0	0	1	1		Rm		1	1	0	0	0	1	0	Rn		F	₹d	
Floating-point conditiona	•	М	0	S	1	1	1	1	0	t۱	/pe	1		Rm				cor			1	1	Rn		F	₹d	
FCSEL	Single-precision	0	0	0	1	1	1	1	0	0				Rm				cor			1	1	Rn			₹d	
FCSEL	Double-precision	0	0	0	1	1	1	1	0	0	1	1		Rm				cor			1	1	Rn			₹d	
Floating-point immediate	· · · · · · · · · · · · · · · · · · ·	М	0	S	1	1	1	1	0	1	/pe				mm	8				1	0	0	imm5			₹d	
FMOV (scalar, immedi		0	0	0	1	1	1	1	0	0					mm					1	0	0	0 0 0 0 0			₹d	
FMOV (scalar, immedi	• .	0	0	0	1	1	1	1	0	0	_				mm					1	0	0	0 0 0 0 0			₹d	
Floating-point compare	<u>'</u>	М	0	S	1	1	1	1	0	1	/pe			Rm			op)	1	0	0	0	Rn			ode	2
FCMP	Single-precision	0	0	0	1	1	1	1	0	0			_	Rm				0		0	0	0	Rn	0			0 0
FCMP	Single-precision, zero	0	0	0	1	1	1	1	0	0	_			Rm				0		0	0	0	Rn	0			0 0
FCMPE	Single-precision	0	0	0	1	1	1	1	0	0		_		Rm				0		0	0	0	Rn	1	-		0 0
FCMPE	Single-precision, zero	0	0	0	1	1	1	1	0	0		_		Rm				0		0	0	0	Rn	1	-		0 0
FCMP	Double-precision	0	0	0	1	1	1	1	0	0				Rm				0	1	0	0	0	Rn	0			0 0
FCMP	Double-precision, zero	0	0	0	1	1	1	1	0	0	_	_		Rm				0	1	0	0	0	Rn	0			0 0
FCMPE	Double-precision	0	0	0	1	1	1	1	0	0		_		Rm				0	1	0	0	0	Rn	1			0 0
FCMPE	Double-precision, zero	0	0	0	1	1	1	1	0	0		_		Rm				0	1	0	0	0	Rn	1			0 0
Floating-point data-proce	•	M	0	S	1	1	1	1	0	1	/pe			opco	de			1		0	0	0	Rn		1 1	₹d	
FMOV (register)	Single-precision	0	0	0	1	1	1	1	0	0	-					0 ()	1	0	0	0	0	Rn			Rd	
FABS (scalar)	Single-precision	0	0	0	1	1	1	1	0	0		_	0			0 .		1	0	0	0	0	Rn			₹d	
FNEG (scalar)	Single-precision	0	0	0	1	1	1	1	0	0	_		0			1 (1	0	0	0	0	Rn			₹d	
FSQRT (scalar)	Single-precision	0	0	0	1	1	1	1	0	0		_	0			1		1	0	0	0	0	Rn			₹d	
FCVT		0	0	0	1	1	1	1	0	0	_		0			0 .	1	1	0	0	0	0	Rn			₹d	
FCVT	Single-precision to half-precision	0	0	0	1	1	1	1	0	0	_		0			1 '	1	1		0	0	0	Rn			₹d	
FRINTN (scalar)	Single-precision		0	0	1	1	1	1	0	0	_	_				0 (0	0	0	Rn			₹d	
FRINTP (scalar)	Single-precision	0	0	0	1	1	1	1	0	0								1	0	0		0	Rn			Rd	
FRINTM (scalar)	Single-precision		0	0	1	1	1	1	0	0	0) 1	0)	1		0		0	Rn			₹d	
FRINTZ (scalar)	Single-precision	0	0	0	1	1	1	1	0	0	_) 1	0			1 '		1		0		0	Rn			₹d	
FRINTA (scalar)	Single-precision	0	0	0	1	1	1	1	0	0			0			0 (1	_	0	0	0	Rn			₹d	
FRINTX (scalar)	Single-precision	0	0	0	1	1	1	1	0	0			0			1 (_	1		0	0	0	Rn			₹d	
FRINTI (scalar)	Single-precision	0	0	0	1	1	1	1	0	0			0		_	1	_	1	0	0	0	0	Rn			₹d	
FMOV (register)	Double-precision	0	0	0	1	1	1	1	0	0			0		-	0 (1	0	0		0	Rn			₹d	
FABS (scalar)	Double-precision	0	0	0	1	1	1	1	0	0	_		0			0 .		1	_	0		0	Rn			₹d	
FNEG (scalar)	Double-precision		0	0	1	1	1	1	0	0	_		0)	1		0		0	Rn			₹d	
	p · · · · · · · · · · ·	1	_										, ,	1 - 1 - 1	- 1	- 1 '	- 1	-	_	_	_	_		1			

instruction page	variant	31	30	29	28	27	26 :	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9 8 7 6 5	4 3 2 1 0
FCVT	Double-precision to single-precision	0	0	0	1	1	1	1	0	0	1	1	0		0		-	1	1	0	0	0	0	Rn	Rd
FCVT	Double-precision to half-precision	0	0	0	1	1	1	1	0	0	1	1	0	0	0	1	1	1	1	0	0	0	0	Rn	Rd
FRINTN (scalar)	Double-precision	0	0	0	1	1	1	1	0	0	1	1	0	0	1	0	0	0	1	0	0	0	0	Rn	Rd
FRINTP (scalar)	Double-precision	0	0	0	1	1	1	1	0	0	1	1	0	0	1	0	0	1	1	0	0	0	0	Rn	Rd
FRINTM (scalar)	Double-precision	0	0	0	1	1	1	1	0	0	1	1	0	0	1	0	1	0	1	0	0	0	0	Rn	Rd
FRINTZ (scalar)	Double-precision	0	0	0	1	1	1	1	0	0	1	1	0	0	1	0	1	1	1	0	0	0	0	Rn	Rd
FRINTA (scalar)	Double-precision	0	0	0	1	1	1	1	0	0	1	1	0	0	1	1	0	0	1	0	0	0	0	Rn	Rd
FRINTX (scalar)	Double-precision	0	0	0	1	1	1	1	0	0	1	1	0	0	1	1	1	0	1	0	0	0	0	Rn	Rd
FRINTI (scalar)	Double-precision	0	0	0	1	1	1	1	0	0	1	1	0	0	1	1	1	1	1	0	0	0	0	Rn	Rd
FCVT	Half-precision to single-precision	0	0	0	1	1	1	1	0	1	1	1	0	0	0	1	0	0	1	0	0	0	0	Rn	Rd
FCVT	Half-precision to double-precision	0	0	0	1	1	1	1	0	1	1	1	0	0	0	1	0	1	1	0	0	0	0	Rn	Rd
Floating-point<->integer	conversions	sf	0	S	1	1	1	1	0	ty	ре	1	rmc	ode	ор	COC		0	0	0	0	0	0	Rn	Rd
FCVTNS (scalar)	Single-precision to 32-bit	0	0	0	1	1	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	Rn	Rd
FCVTNU (scalar)	Single-precision to 32-bit	0	0	0	1	1	1	1	0	0	0	1	0	0	0	0	1	0	0	0	0	0	0	Rn	Rd
SCVTF (scalar, integer) 32-bit to single-precision	0	0	0	1	1	1	1	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0	Rn	Rd
UCVTF (scalar, integer	32-bit to single-precision	0	0	0	1	1	1	1	0	0	0	1	0	0	0	1	1	0	0	0	0	0	0	Rn	Rd
FCVTAS (scalar)	Single-precision to 32-bit	0	0	0	1	1	1	1	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	Rn	Rd
FCVTAU (scalar)	Single-precision to 32-bit	0	0	0	1	1	1	1	0	0	0	1	0	0	1	0	1	0	0	0	0	0	0	Rn	Rd
FMOV (general)	Single-precision to 32-bit	0	0	0	1	1	1	1	0	0	0	1	0	0	1	1	0	0	0	0	0	0	0	Rn	Rd
FMOV (general)	32-bit to single-precision	0	0	0	1	1	1	1	0	0	0	1	0	0	1	1	1	0	0	0	0	0	0	Rn	Rd
FCVTPS (scalar)	Single-precision to 32-bit	0	0	0	1	1	1	1	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	Rn	Rd
FCVTPU (scalar)	Single-precision to 32-bit	0	0	0	1	1	1	1	0	0	0	1	0	1	0	0	1	0	0	0	0	0	0	Rn	Rd
FCVTMS (scalar)	Single-precision to 32-bit	0	0	0	1	1	1	1	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	Rn	Rd
FCVTMU (scalar)	Single-precision to 32-bit	0	0	0	1	1	1	1	0	0	0	1	1	0	0	0	1	0	0	0	0	0	0	Rn	Rd
FCVTZS (scalar, intege	Single-precision to 32-bit	0	0	0	1	1	1	1	0	0	0	1	1	1	0	0	0	0	0	0	0	0	0	Rn	Rd
FCVTZU (scalar, intege	Single-precision to 32-bit	0	0	0	1	1	1	1	0	0	0	1	1	1	0	0	1	0	0	0	0	0	0	Rn	Rd
FCVTNS (scalar)	Double-precision to 32-bit	0	0	0	1	1	1	1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	Rn	Rd
FCVTNU (scalar)	Double-precision to 32-bit	0	0	0	1	1	1	1	0	0	1	1	0	0	0	0	1	0	0	0	0	0	0	Rn	Rd
SCVTF (scalar, integer)) 32-bit to double-precision	0	0	0	1	1	1	1	0	0	1	1	0	0	0	1	0	0	0	0	0	0	0	Rn	Rd
UCVTF (scalar, integer) 32-bit to double-precision	0	0	0	1	1	1	1	0	0	1	1	0	0	0	1	1	0	0	0	0	0	0	Rn	Rd
FCVTAS (scalar)	Double-precision to 32-bit	0	0	0	1	1	1	1	0	0	1	1	0	0	1	0			0	0	0	0	0	Rn	Rd
FCVTAU (scalar)	Double-precision to 32-bit	0	0	0	1	1	1	1	0	0	1	1	0			0			0	0	0	0	0	Rn	Rd
FCVTPS (scalar)	Double-precision to 32-bit		0	0	1	1	1	1	0	0	1	1	0	1		0	0	0	0	0	0	0	0	Rn	Rd
FCVTPU (scalar)	Double-precision to 32-bit	0	0	0	1	1	1	1	0	0	1	1	0	1	0	0	1	0	0	0	0	0	0	Rn	Rd
FCVTMS (scalar)	Double-precision to 32-bit	0	0	0	1	1	1	1		0	1	1	1	0	0	0	0	0	0	0	0	0	0	Rn	Rd
FCVTMU (scalar)	Double-precision to 32-bit	0	0	0	1	1	1	1	0	0	1	1	1	0	0	0	1	0	0	0	0	0	0	Rn	Rd
FCVTZS (scalar, intege	Double-precision to 32-bit	0	0	0	1	1	1	1	0	0	1	1	1	1	0	0	0	0	0	0	0	0	0	Rn	Rd
FCVTZU (scalar, intege	Double-precision to 32-bit	0	0	0	1	1	1	1	0	0	1	1	1	1	-	0	1	_	0	0	0		0	Rn	Rd
FCVTNS (scalar)	Single-precision to 64-bit	1	0	0	1	1	1	1	0	0	0	1	0	-		0			0			0		Rn	Rd
FCVTNU (scalar)	Single-precision to 64-bit		0	0	1	1	1	1	0		0	1	0						0			0		Rn	Rd
SCVTF (scalar, integer) 64-bit to single-precision	1	0	0	1	1	1	1	0	0	0	1	0		-				0	_	0		0	Rn	Rd
UCVTF (scalar, integer) 64-bit to single-precision		0	0	1	1	1	1	0	0	0	1	0		-	1	1		0	0	0	0	0	Rn	Rd
FCVTAS (scalar)	Single-precision to 64-bit	1	0	0	1	1	1	1	0	0	0	1	0	0	1	0	0	0	14	0	0	0	0	Rn	Rd

instruction page	variant	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9 8 7	6 5	4 3 2 1 0
FCVTAU (scalar)	Single-precision to 64-bit	1	0	0	1	1	1	1	0	0	0	1	0	0	1	0	1	0	0	0	0	0	0	Rr	1	Rd
FCVTPS (scalar)	Single-precision to 64-bit	1	0	0	1	1	1	1	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	Rr	1	Rd
FCVTPU (scalar)	Single-precision to 64-bit	1	0	0	1	1	1	1	0	0	0	1	0	1	0	0	1	0	0	0	0	0	0	Rr	1	Rd
FCVTMS (scalar)	Single-precision to 64-bit	1	0	0	1	1	1	1	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	Rr	1	Rd
FCVTMU (scalar)	Single-precision to 64-bit	1	0	0	1	1	1	1	0	0	0	1	1	0	0	0	1	1	0	0	0	0	0	Rr	1	Rd
FCVTZS (scalar, integ	ge Single-precision to 64-bit	1	0	0	1	1	1	1	0	0	0	1	1	1	0	0	0	0	0	0	0	0	0	Rr)	Rd
FCVTZU (scalar, integ	ge Single-precision to 64-bit	1	0	0	1	1	1	1	0	0	0	1	1	1	0	0	1	0	0	0	0	0	0	Rr)	Rd
FCVTNS (scalar)	Double-precision to 64-bit	1	0	0	1	1	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	Rr	1	Rd
FCVTNU (scalar)	Double-precision to 64-bit	1	0	0	1	1	1	1	0	0	0	1	0	0	0	0	1	0	0	0	0	0	0	Rr	1	Rd
SCVTF (scalar, intege	er) 64-bit to double-precision	1	0	0	1	1	1	1	0	0	1	1	0	0	0	1	0	0	0	0	0	0	0	Rr	1	Rd
UCVTF (scalar, intege	er) 64-bit to double-precision	1	0	0	1	1	1	1	0	0	1	1	0	0	0	1	1	0	0	0	0	0	0	Rr	1	Rd
FCVTAS (scalar)	Double-precision to 64-bit	1	0	0	1	1	1	1	0	0	1	1	0	0	1	0	0	0	0	0	0	0	0	Rr	1	Rd
FCVTAU (scalar)	Double-precision to 64-bit	1	0	0	1	1	1	1	0	0	1	1	0	0	1	0	1	0	0	0	0	0	0	Rr	1	Rd
FMOV (general)	Double-precision to 64-bit	1	0	0	1	1	1	1	0	0	1	1	0	0	1	1	0	0	0	0	0	0	0	Rr	1	Rd
FMOV (general)	64-bit to double-precision	1	0	0	1	1	1	1	0	0	1	1	0	0	1	1	1	0	0	0	0	0	0	Rr	1	Rd
FCVTPS (scalar)	Double-precision to 64-bit	1	0	0	1	1	1	1	0	0	1	1	0	1	0	0	0	0	0	0	0	0	0	Rr	1	Rd
FCVTPU (scalar)	Double-precision to 64-bit	1	0	0	1	1	1	1	0	0	1	1	0	1	0	0	1	0	0	0	0	0	0	Rr	1	Rd
FCVTMS (scalar)	Double-precision to 64-bit	1	0	0	1	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	0	0	Rr	1	Rd
FCVTMU (scalar)	Double-precision to 64-bit	1	0	0	1	1	1	1	0	0	1	1	1	0	0	0		0	0	0	0	0	0	Rr	1	Rd
FCVTZS (scalar, integ	ge Double-precision to 64-bit	1	0	0	1	1	1	1	0	0	1	1	1	1	0	0		0	0	0	0	0	0	Rr	1	Rd
FCVTZU (scalar, integ	ge Double-precision to 64-bit	1	0	0	1	1	1	1	0	0	1	1	1	1	0	0		0	0	0	0	0	0	Rr		Rd
FMOV (general)	Top half of 128-bit to 64-bit	1	0	0	1	1	1	1	0	1	0	1	0	1	1		0	0	0	0	0	0	0	Rr		Rd
FMOV (general)	64-bit to top half of 128-bit	1	0	0	1	1	1	1	0	1	0	1	0	1	1	1	1	0	0	0	0	0	0	Rr		Rd
Floating-point data-proc	essing (3 source)	M	0	S	1	1	1	1	1	ty	ре	о1		F	Rm			00			Ra	l		Rr		Rd
FMADD	Single-precision	0	0	0	1	1	1	1	1	0	0			F	Rm			0			Ra			Rr		Rd
FMSUB	Single-precision	0	0	0	1	1	1	1	1	0	0			F	Rm			1			Ra			Rr		Rd
FNMADD	Single-precision	0	0	0		1	1	1	1	0	0			F	Rm			0			Ra			Rr		Rd
FNMSUB	Single-precision	0	0	_	1	1	1	1	1	0	0	-		F	Rm			1			Ra			Rr		Rd
FMADD	Double-precision	0	0	0	1	1	1	1	1	0	1	0			Rm			0			Ra			Rr		Rd
FMSUB	Double-precision	0	0	0	1	1	1	1	1	0	1	0			Rm			1			Ra			Rr		Rd
FNMADD	Double-precision	0	0	0	1	1	1	1	1	0	1	1			Rm			0			Ra			Rr		Rd
FNMSUB	Double-precision	0	0	0	1	1	1	1	1	0	1	1			Rm			1			Ra			Rr		Rd
AdvSIMD scalar three sa		0	1	_	1	1	1	1	0	si	ze	1			Rm				op	СО	de		1	Rr		Rd
SQADD	Scalar	0	1	-	1	1	1	1	0	-	-	1			Rm			0	0	0	0	1	1	Rr		Rd
SQSUB	Scalar	0	1			1	1	1	0	-	-	1			Rm			0	0	1				Rr		Rd
CMGT (register)	Scalar	0	1	0		1	1	1	0	-	-	1			Rm				0	1		_	1	Rr		Rd
CMGE (register)	Scalar	0	1	0		1	1	1	0	-	-	1			Rm				0	1	1	1	1	Rr		Rd
SSHL	Scalar	0	1	0		1	1	1	0	-	-	1			Rm			0	1	0	_	-	1	Rr		Rd
SQSHL (register)	Scalar	0	1	0		1	1	1	0	-	-	1			Rm ⊃			0	1	0	0	1	1	Rr		Rd
SRSHL	Scalar	0	1	0		1	1	1	0	-	-	1			Rm			0	1	0	1	0	1	Rr		Rd
SQRSHL	Scalar	0	1	0		1	1	1	0	-	-	1			Rm			0	1	0		1	1	Rr		Rd
ADD (vector)	Scalar	0	1	0		1	1	1	0	-	-	1			Rm		_		0			0		Rr		Rd
CMTST	Scalar	0	1	0	1	1	1	1	0	-	-	1		F	Rm			1	0	0	0	1	1	Rr	1	Rd

instruction page	variant	31	30	29	28	27	26	25	24	23	22	21	20 19 18 17 16	6 15	5 1	4 1	31	2 1	1	10	9 8 7 6 5	4 3 2 1 0
SQDMULH (vector)	Scalar	0	1	0	1	1	1	1	0	-	-	1	Rm	1	С) /	1 1	1 ()	1	Rn	Rd
FMULX	Scalar	0	1	0	1	1	1	1	0	0	х	1	Rm	1	1	() ′	1 '	1	1	Rn	Rd
FCMEQ (register)	Scalar	0	1	0	1	1	1	1	0	0	х	1	Rm	1	1	-	1 () ()	1	Rn	Rd
FRECPS	Scalar	0	1	0	1	1	1	1	0	0	х	1	Rm	1	1	-	1 1	1 '	1	1	Rn	Rd
FRSQRTS	Scalar	0	1	0	1	1	1	1	0	1	х	1	Rm	1	1	-	1 1	1 '	1	1	Rn	Rd
UQADD	Scalar	0	1	1	1	1	1	1	0	-	-	1	Rm	0	C) () () (1	1	Rn	Rd
UQSUB	Scalar	0	1	1	1	1	1	1	0	-	-	1	Rm	0	C) 1	1 () .	1	1	Rn	Rd
CMHI (register)	Scalar	0	1	1	1	1	1	1	0	-	-	1	Rm	0	C) ′	1 1	1 ()	1	Rn	Rd
CMHS (register)	Scalar	0	1	1	1	1	1	1	0	-	-	1	Rm	0	C) 1	1 1	1 '	1	1	Rn	Rd
USHL	Scalar	0	1	1	1	1	1	1	0	-	-	1	Rm	0	1	() () ()	1	Rn	Rd
UQSHL (register)	Scalar	0	1	1	1	1	1	1	0	-	-	1	Rm	0		() () .	1	1	Rn	Rd
URSHL	Scalar	0	1	1	1	1	1	1	0	-	-	1	Rm	0	1	() 1	1 ()	1	Rn	Rd
UQRSHL	Scalar	0	1	1	1	1	1	1	0	-	-	1	Rm	0	1	() 1	1 '	1	1	Rn	Rd
SUB (vector)	Scalar	0	1	1	1	1	1	1	0	-	-	1	Rm	1	C) () () ()	1	Rn	Rd
CMEQ (register)	Scalar	0	1	1	1	1	1	1	0	-	-	1	Rm	1	C) () () .	1	1	Rn	Rd
SQRDMULH (vector)	Scalar	0	1	1	1	1	1	1	0	-	-	1	Rm	1	C) ′	1 1	1 ()	1	Rn	Rd
FCMGE (register)	Scalar	0	1	1	1	1	1	1	0	0	х	1	Rm	1	1	-	1 () ()	1	Rn	Rd
FACGE	Scalar	0	1	1	1	1	1	1	0	0	х	1	Rm	1	1	-	1 () .	1	1	Rn	Rd
FABD	Scalar	0	1	1	1	1	1	1	0	1	х	1	Rm	1	1	() ′	1 ()	1	Rn	Rd
FCMGT (register)	Scalar	0	1	1	1	1	1	1	0	1	х	1	Rm	1	1	-	1 () ()	1	Rn	Rd
FACGT	Scalar	0	1	1	1	1	1	1	0	1	х	1	Rm	1	1	-	1 () .	1	1	Rn	Rd
AdvSIMD scalar three dif	ferent	0	1	U	1	1	1	1	0	si	ze	1	Rm		op	СО	de	(0	0	Rn	Rd
SQDMLAL, SQDMLAL	2 Scalar	0	1	0	1	1	1	1	0	siz	ze	1	Rm	1	C) ′	1 ()	0	Rn	Rd
SQDMLSL, SQDMLSL	2 Scalar	0	1	0	1	1	1	1	0	siz	ze	1	Rm	1	C) ′	1 1	1 ()	0	Rn	Rd
SQDMULL, SQDMULL	∡ Scalar	0	1	0	1	1	1	1	0	siz	ze	1	Rm	1	1) 1	1 ()	0	Rn	Rd
AdvSIMD scalar two-reg	misc	0	1	U	1	1	1	1	0	si	ze	1				ode	•	•	1	0	Rn	Rd
SUQADD	Scalar	0	1	0	1	1	1	1	0	-	-	1		0) ′	1 1	1 '	1	0	Rn	Rd
SQABS	Scalar	0	1	0	1	1	1	1	0	-	-	1	0 0 0 0 0	0	1		1 1	1 '	1	0	Rn	Rd
CMGT (zero)	Scalar	0	1	0	1	1	1	1	0	-	-	1	0 0 0 0 0	1	C) () () /	1	0	Rn	Rd
CMEQ (zero)	Scalar	0	1	0	1	1	1	1	0	-	-	1	0 0 0 0 0	1	C) () 1	1 '	1	0	Rn	Rd
CMLT (zero)	Scalar	0	1	0	1	1	1	1	0	-	-	1	0 0 0 0 0		C		1 () '	1	0	Rn	Rd
ABS	Scalar	0	1	0	1	1	1	1	0	-	-	1	0 0 0 0 0	1	C) 1	1 1	1 '	1	0	Rn	Rd
SQXTN, SQXTN2	Scalar		1	0	1	1	1	1	0	-	-	1	0 0 0 0 1	0) () '		0	Rn	Rd
FCVTNS (vector)	Scalar	0	1	0	1	1	1	1	0	0	x x x	1	0 0 0 0 1		C) 1	1 () '	1	0	Rn	Rd
FCVTMS (vector)	Scalar	0	1	0	1	1	1	1	0	0	х	1	0 0 0 0 1	1	C) 1	1 1	1 '	1	0	Rn	Rd
FCVTAS (vector)	Scalar	0	1	0	1	1	1	1	0	0	х	1	0 0 0 0 1	1	1) () .	1	0	Rn	Rd
SCVTF (vector, integer	r) Scalar	0	1	0	1	1	1	1	0	0	х	1	0 0 0 0 1	1	1) 1	1 '	1	0	Rn	Rd
FCMGT (zero)	Scalar	0	1	0	1	1	1	1	0	1	х	1	0 0 0 0 0	1	1) () .	1	0	Rn	Rd
FCMEQ (zero)	Scalar	0	1	0	1	1	1	1	0	1	х	1	0 0 0 0 0	1	1) 1	1 '	1	0	Rn	Rd
FCMLT (zero)	Scalar	0	1	0	1	1	1	1	0	1	х	1	0 0 0 0 0	1	1		1 () '	1	0	Rn	Rd
FCVTPS (vector)	Scalar	0	1	0	1	1	1	1	0	1	х	1		1) /	1 () '		0	Rn	Rd
FCVTZS (vector, integ	e Scalar	0		0	1	1	1	1	0	1	х	1	0 0 0 0 1) ′	1 1	1 '	1	0	Rn	Rd
FRECPE	Scalar	0	1	0	1	1	1	1	0	1	х	1	0 0 0 0 1	1	1	() 1	1 '	1	0	Rn	Rd

instruction page	variant	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9 8 7 6 5	4 3 2 1 0
FRECPX	-	0	1	0	1	1	1	1	0	1	х	1	0			0		1	1	1	1	1	0	Rn	Rd
USQADD	Scalar	0	1	1	1	1	1	1	0	-	-	1	0	0	0	0	0	0	0	1	1	1	0	Rn	Rd
SQNEG	Scalar	0	1	1	1	1	1	1	0	-	-	1	0				0	0	1	1	1	1	0	Rn	Rd
CMGE (zero)	Scalar	0	1	1	1	1	1	1	0	-	-	1	0	0	0	0	0	1	0	0	0	1	0	Rn	Rd
CMLE (zero)	Scalar	0	1	1	1	1	1	1	0	-	-	1	0	0	0	0	0	1	0	0	1	1	0	Rn	Rd
NEG (vector)	Scalar	0	1	1	1	1	1	1	0	-	-	1	0	0	0	0	0	1	0	1	1	1	0	Rn	Rd
SQXTUN, SQXTUN2	Scalar	0	1	1	1	1	1	1	0	-	-	1	0	0	0	0	1	0	0	1	0	1	0	Rn	Rd
UQXTN, UQXTN2	Scalar	0	1	1	1	1	1	1	0	-	-	1	0	0	0	0	1	0	1	0	0	1	0	Rn	Rd
FCVTXN, FCVTXN2	Scalar	0	1	1	1	1	1	1	0	0	х	1	0	0	0	0	1	0	1	1	0	1	0	Rn	Rd
FCVTNU (vector)	Scalar	0	1	1	1	1	1	1	0	0	х	1	0	0	0	0	1	1	0	1	0	1	0	Rn	Rd
FCVTMU (vector)	Scalar	0	1	1	1	1	1	1	0	0	х	1	0	0	0	0	1	1	0	1	1	1	0	Rn	Rd
FCVTAU (vector)	Scalar	0	1	1	1	1	1	1	0	0	х	1	0	0	0	0	1	1	1	0	0	1	0	Rn	Rd
UCVTF (vector, integer	Scalar	0	1	1	1	1	1	1	0	0	х	1	0	0	0	0	1	1	1	0	1	1	0	Rn	Rd
FCMGE (zero)	Scalar	0	1	1	1	1	1	1	0	1	х	1	0	0	0	0	0	1	1	0	0	1	0	Rn	Rd
FCMLE (zero)	Scalar	0	1	1	1	1	1	1	0	1	х	1	0	0	0	0	0	1	1	0	1	1	0	Rn	Rd
FCVTPU (vector)	Scalar	0	1	1	1	1	1	1	0	1	х	1	0	0	0	0	1	1	0	1	0	1	0	Rn	Rd
FCVTZU (vector, intege	Scalar	0	1	1	1	1	1	1	0	1	х	1	0	0	0	0	1	1	0	1	1	1	0	Rn	Rd
FRSQRTE	Scalar	0	1	1	1	1	1	1	0	1	х	1	0	0	0	0	1	1	1	0	1	1	0	Rn	Rd
AdvSIMD scalar pairwise		0	1	U	1	1	1	1	0	si	ze	1	1	0	0	0	•	ор	CO	de		1	0	Rn	Rd
ADDP (scalar)	-	0	1	0	1	1	1	1	0	-	-	1	1	0	0	0	1	1	0	1	1	1	0	Rn	Rd
FMAXNMP (scalar)	-	0	1	1	1	1	1	1	0	0	х	1	1	0	0	0	0	1	1	0	0	1	0	Rn	Rd
FADDP (scalar)	-	0	1	1	1	1	1	1	0	0	х	1	1	0	0	0	0	1	1	0	1	1	0	Rn	Rd
FMAXP (scalar)	-	0	1	1	1	1	1	1	0	0	х	1	1	0	0	0	0	1	1	1	1	1	0	Rn	Rd
FMINNMP (scalar)	-	0	1	1	1	1	1	1	0	1	х	1	1	0	0	0	0	1	1	0	0	1	0	Rn	Rd
FMINP (scalar)	-	0	1	1	1	1	1	1	0	1	х	1	1	0	0	0	0	1	1	1	1	1	0	Rn	Rd
AdvSIMD scalar copy		0	1	ор	1	1	1	1	0	0	0	0		ir	nm	5		0		imi	m4		1	Rn	Rd
DUP (element)	Scalar	0	1	0	1	1	1	1	0	0	0	0	-	-	-	-	-	0	0	0	0	0	1	Rn	Rd
AdvSIMD scalar x indexed	l element	0	1	U	1	1	1	1	1	si	ze	L	М		Ri	m		C	рс	ode	•	Н	0	Rn	Rd
SQDMLAL, SQDMLAL2	Scalar	0	1	0	1	1	1	1	1	-	-	L	М		Rı	m			0	1	1	Н	0	Rn	Rd
SQDMLSL, SQDMLSL2	Scalar	0	1	0	1	1	1	1	1	-	-	L	М		Rı	m		0	1	1	1	Н	0	Rn	Rd
SQDMULL, SQDMULL2	Scalar	0	1	0	1	1	1	1	1	-	-	L	М		Rı	m		1	0	1	1	Н	0	Rn	Rd
SQDMULH (by elemen	Scalar	0	1	0	1	1	1	1	1	-	-	L	М		Rı	m		1	1	0	0	Н	0	Rn	Rd
SQRDMULH (by eleme	Scalar	0	1	0	1	1	1	1	1	-	-	L	М		Rı	m		1	1	0	1	Н	0	Rn	Rd
FMLA (by element)	Scalar	0	1	0	1	1	1	1	1	1	х	L	М		Rı	m			0	0	1	Н	0	Rn	Rd
FMLS (by element)	Scalar	0	1	0	1	1	1	1	1	1	х		М		Rı	m		0	1	0	1	Н	0	Rn	Rd
FMUL (by element)	Scalar	0	1	0	1	1	1	1	1	1	Х	L	М		Rı	m			0	0	1	Н	0	Rn	Rd
FMULX (by element)	Scalar	0	1	1	1	1	1	1	1	1	х		М		Rı	m		1	0	0	1	Н	0	Rn	Rd
AdvSIMD scalar shift by in	nmediate	0	1	U	1	1	1	1	1	0		im	mh		in	nml	b		op	CO			1	Rn	Rd
SSHR	Scalar	0	1	0	1	1	1	1	1	0		!=0			ir	nmk)	0	0	0		0	1	Rn	Rd
SSRA	Scalar	0	1	0	1	1	1	1	1	0		!=0	000		ir	nmk)	0	0	0			1	Rn	Rd
SRSHR	Scalar	0	1	0	1	1	1	1	1	0		!=0			ir	nmk)	0	0				1	Rn	Rd
SRSRA	Scalar	0	1	0	1	1	1	1	1	0		!=0	000		ir	nmk)	0	0	1	1		1	Rn	Rd
SHL	Scalar	0	1	0	1	1	1	1	1	0		!=0			ir	nmk)		1	0	1	0		Rn	Rd

instruction page	variant	31	30	29	28	27	26	25	24	23	3 22 21 20 19	18 17 16	15	1	4 1	3 1	2 1	1 10	9 8 7 6 5	4 3 2 1 0
SQSHL (immediate)	Scalar	0	1	0	1	1	1	1	1	0	!=0000	immb	0	1	1	1 1	1 C	1	Rn	Rd
SQSHRN, SQSHRN2	Scalar	0	1	0	1	1	1	1	1	0	!=0000	immb	1	C) (0 1	1 C	1	Rn	Rd
SQRSHRN, SQRSHRN	l Scalar	0	1	0	1	1	1	1	1	0	!=0000	immb	1	C) (0 1	1 1	1	Rn	Rd
SCVTF (vector, fixed-po	: Scalar	0	1	0	1	1	1	1	1	0	!=0000	immb	1	1	1 .	1 () (1	Rn	Rd
FCVTZS (vector, fixed-		0	1	0	1	1	1	1	1	0	!=0000	immb	1	1	1 .	1 1	1 1	1	Rn	Rd
USHR	Scalar	0	1	1	1	1	1	1	1	0	!=0000	immb	0	C) (0 0) (1	Rn	Rd
USRA	Scalar	0	1	1	1	1	1	1	1	0	!=0000	immb	0	C) (0 1	1 C	1	Rn	Rd
URSHR	Scalar	0	1	1	1	1	1	1	1	0	!=0000	immb	0	C) (1 (0	1	Rn	Rd
URSRA	Scalar	0	1	1	1	1	1	1	1	0	!=0000	immb	0	C) (1 1	1 C	1	Rn	Rd
SRI	Scalar	0	1	1	1	1	1	1	1	0	!=0000	immb	0	1	(0 (0	1	Rn	Rd
SLI	Scalar	0	1	1	1	1	1	1	1	0	!=0000	immb	0	1	(0 1	1 C	1	Rn	Rd
SQSHLU	Scalar	0	1	1	1	1	1	1	1	0	!=0000	immb	0	1	ı ·	1 (0	1	Rn	Rd
UQSHL (immediate)	Scalar	0	1	1	1	1	1	1	1	0	!=0000	immb	0	1	ı ·	1 1	1 C	1	Rn	Rd
SQSHRUN, SQSHRUN	l Scalar	0	1	1	1	1	1	1	1	0	!=0000	immb	1	C) (0 (0	1	Rn	Rd
SQRSHRUN, SQRSHF	R Scalar	0	1	1	1	1	1	1	1	0	!=0000	immb	1	C) (0 () 1	1	Rn	Rd
UQSHRN	Scalar	0	1	1	1	1	1	1	1	0	!=0000	immb	1	C) (0 1	1 C	1	Rn	Rd
UQRSHRN, UQRSHRN	Scalar	0	1	1	1	1	1	1	1	0	!=0000	immb	1	C) (0 1	1 1	1	Rn	Rd
UCVTF (vector, fixed-pe	Scalar	0	1	1	1	1	1	1	1	0	!=0000	immb	1	1	ı ·	1 (0	1	Rn	Rd
FCVTZU (vector, fixed-	Scalar	0	1	1	1	1	1	1	1	0	!=0000	immb	1	1	1 .	1 1	1 1	1	Rn	Rd
Crypto three-reg SHA		0	1	0	1	1	1	1	0	si	size 0 F	Rm	0		рс	ode	9 0	0	Rn	Rd
SHA1C	-	0	1	0	1	1	1	1	0	0		Rm	0	C		0 0	-			Rd
SHA1P	-	0	1	0	1	1	1	1	0	0	0 <mark>0</mark> F	Rm	0) (0 1	1 0	0		Rd
SHA1M	-	0	1	0	1	1	1	1	0	0	-	₹m	0) /	1 (0 0	0	Rn	Rd
SHA1SU0	-	0	1	0	1	1	1	1	0	0		₹m	0) /	1 1	1 0	0		Rd
SHA256H	-	0	1	0	1	1	1	1	0	0		₹m	0	1		0 0	_	_		Rd
SHA256H2	-	0	1	0	1	1	1	1	0	0		₹m	0		(0 /	1 0	0		Rd
SHA256SU1	-	0	1	0	1	1	1	1	0	0		Rm	0	1	'	1 () (0		Rd
Crypto two-reg SHA		0	1	0	1	1	1	1	0		size 1 0 1	0 0			ode		1	0		Rd
SHA1H	-	0	1	0	1	1	1	1	0	0	0 1 0 1	0 0 0	0	C) (0 0		0		Rd
SHA1SU1	-	0	1	0	1	1	1	1	0	0	0 1 0 1	0 0 0	0			0 1	1 1	0		Rd
SHA256SU0	-	0	1	0	1	1	1	1	0	0		0 0 0	0	C) '	1 (0		Rd
Crypto AES		0	1	0	0	1	1	1	0			0 0			ode		1			Rd
AESE	-	0	1	0	0	1	1	1	0	0	0 1 0 1	0 0 0	0	1	(0 0) 1			Rd
AESD	-	0	1	0	0	1	1	1	0	0	0 0 1 0 1 0 0 1 0 1 0 0 1 0 1	0 0 0	0	1	(0 1	1 1			Rd
AESMC	-	0	1	0	0	1	1	1	0	0	0 1 0 1	0 0 0	0	1	'	1 () 1	0	Rn	Rd
AESIMC	-	0	1	0	0	1	1	1	0	0		0 0 0	0	_	_	- 1	1 1	0		Rd
AdvSIMD three same		0	Q	U	0	1	1	1	0	si	size 1 F	₹m				ode		1		Rd
SHADD	-	0	Q	0	0	1	1	1	0	-		₹m	0	_) (1	Rn	Rd
SQADD	Vector	0	Q	0	0	1	1	1	0	-		Rm	0) (0 0			Rn	Rd
SRHADD	-	0	Q	0	0	1	1	1	0	-		Rm	0			-	1 C	_	Rn	Rd
SHSUB	-	0	Q			1	1	1	0	-		Rm	0	_) (_	Rn	Rd
SQSUB	Vector	0		0		1	1	1	0	-		₹m	0			1 (Rn	Rd
CMGT (register)	Vector	0	Q	0	0	1	1	1	0	-	- 1 F	Rm	0	C) .	1 1	1 C	1	Rn	Rd

ruction page	variant	31 30	292	28 2	272	62	25 24	23	3 2 2	221	20 19 18 17 16	15	14	41	3 1	21	1	10	9 8 7 6 5	4 3 2 1 0
CMGE (register)	Vector	0 Q	0	0	1 1	1 '	1 0	-	-	1	Rm	0	0	1	1	1	1	1	Rn	Rd
SSHL Vector		0 Q	0	0	1 1	1 '	1 0	-	-	1	Rm	0	1	() () ()	1	Rn	Rd
SQSHL (register)	Vector	0 Q	0	0	1 1	1 '	1 0	-	-	1	Rm	0	1	() () ′	1	1	Rn	Rd
SRSHL	Vector	0 Q	0	0	1 1	1 '	1 0	-	-	1	Rm	0	1	() 1	1 ()	1	Rn	Rd
SQRSHL	Vector	0 Q	0	0	1 1	1 '	1 0	-	-	1	Rm	0	1	() 1	1	1	1	Rn	Rd
SMAX	-	0 Q	0	0	1 1	1 '	1 0	-	-	1	Rm	0	1	1	() ()	1	Rn	Rd
SMIN	-	0 Q	0	0	1 1	1 '	1 0	-	-	1	Rm	0	1	1	() '	1	1	Rn	Rd
SABD	-	0 Q	0	0	1 1	1 '	1 0	-	-	1	Rm	0	1	1	1	()	1	Rn	Rd
SABA	-		0	0	1 1	1 '	1 0	-	-	1	Rm	0	1	1	1	1	1	1	Rn	Rd
ADD (vector)	Vector	0 Q	0	0	1 1	1 '	1 0	-	-	1	Rm	1	0) () ()	1	Rn	Rd
CMTST	Vector	0 Q	0	0	1 1	1 '	1 0	-	-	1	Rm	1	0) () '	1	1	Rn	Rd
MLA (vector)	-	0 Q	0	0	1 1	1 '	1 0	-	-	1	Rm	1	0) 1	()	1	Rn	Rd
MUL (vector)	-	0 Q	0	0	1 1	1 '	1 0	-	-	1	Rm	1	0) 1	1	1	1	Rn	Rd
SMAXP	-	0 Q	0	0	1 1	1 '	1 0	-	-	1	Rm	1	0	1	() ()	1	Rn	Rd
SMINP	-	0 Q	0	0	1 1	1 '	1 0	-	-	1	Rm	1	0	1	() '	1	1	Rn	Rd
SQDMULH (vector)	Vector	0 Q	0	0	1 1	1 '	1 0	-	-	1	Rm	1	0	1	1	1 ()	1	Rn	Rd
ADDP (vector)	-	0 Q	0	0	1 1	1 '	1 0	-	-	1	Rm	1	0	1	1	1	1	1	Rn	Rd
FMAXNM (vector)	-			0	1 1	1 '	1 0	0	х	1	Rm	1	1) () ()	1	Rn	Rd
FMLA (vector)	-	0 Q	0	0	1 1	1 '	1 0	0			Rm	1	1	() () ′	1	1	Rn	Rd
FADD (vector)	-	0 Q	0	0	1 1	1 '	1 0	0			Rm	1	1	() 1	()	1	Rn	Rd
FMULX	Vector	0 Q	0	0	1 1	1 '	1 0	0			Rm	1	1	() 1	1	1	1	Rn	Rd
FCMEQ (register)	Vector	0 Q	0	0	1 1	1 '	1 0	0		_	Rm	1	1	1	() ()	1	Rn	Rd
FMAX (vector)	-	0 Q	0	0	1 1	1 '	1 0	0			Rm	1	1	1	1	()	1	Rn	Rd
FRECPS	Vector	0 Q	0	0	1 1	1 '	1 0	0			Rm	1	1	1	1	1	1	1	Rn	Rd
AND (vector)	-		0	0	1 1	1 '	1 0	0			Rm	0	0) 1	1 -	1	1	Rn	Rd
BIC (vector,	register)			0	1 1	1 '	1 0	0	_		Rm	0	0	_) 1	1 -	1	1	Rn	Rd
FMINNM (vector)	-	0 Q	0	0	1 1	1 '	1 0	1	х	1	Rm	1	1	() () ()	1	Rn	Rd
FMLS (vector)	-	0 Q	0	0	1 1	1 '	1 0	1	х		Rm	1	1	() (1	1	Rn	Rd
FSUB (vector)	-	0 Q	0	0	1 1	1 '	1 0	1	х		Rm	1	1	() 1	1 ()	1	Rn	Rd
FMIN (vector)	-	0 Q	0	0	1 1	1 '	1 0	1	х	_	Rm	1	1	1	1	1 ()	1	Rn	Rd
FRSQRTS	Vector	0 Q	0	0	1 1	1 '	1 0	1	х		Rm	1	1	1	1	1 -	_	1	Rn	Rd
ORR (vector,	register)	0 Q	0	0	1 1	1 '	1 0	1	0		Rm	0	0) 1	1	1	1	Rn	Rd
ORN (vector)	-	0 Q		0	1 1	1 '	1 0	1	1	1	Rm	0	0) 1	1	1	1	Rn	Rd
UHADD	-	0 Q	1		1 1	1 .	1 0	-	T-	1	Rm	0	0) ()	1	Rn	Rd
UQADD	Vector	0 Q	1	0	1 1	1 .	1 0	-	T-	1	Rm	0					1	1	Rn	Rd
URHADD	-	0 Q		0	1 1	1 .	1 0	-	T-	1	Rm	0	0			1 (_	1	Rn	Rd
UHSUB	-	0 Q		0	1 1	1 .	1 0	-	1-	1	Rm	0	0	_	(_	_	1	Rn	Rd
UQSUB	Vector	0 Q		0	1 1	1 .	1 0	-	1-	1	Rm	0	0	_	C		1	1	Rn	Rd
CMHI (register)	Vector	0 Q	1	0	1 1	1 .	1 0	-	T-	1	Rm	0	0	_	1	1 ()	1	Rn	Rd
CMHS (register)	Vector	0 Q		0	1 1	1 -	1 0	-	1-	1	Rm	0	0		1		1	1	Rn	Rd
USHL	Vector			0	1 1	1 .	1 0	-	1-	1	Rm	0	1	_) (_	_	1	Rn	Rd
UQSHL (register)	Vector			0	1 1	1 .	1 0	-	1-	1	Rm	0	1	_			_	1	Rn	Rd
URSHL	Vector	0 Q		0	4 1		1 0	1		1	Rm	0	_	_		(_	4	Rn	Rd

instruction page	variant	31	30	29	28	27	26	25	24	23	22	21	20 19 18 17 16	15	14	1	3 1	2 1 1	1	9 8 7 6 5	4 3 2 1 0
UQRSHL	Vector	0	Q	1	0	1	1	1	0	-	-	1	Rm	0	1	() 1	1	1	Rn	Rd
UMAX	-		Q	1	0	1	1	1	0	-	-	1	Rm	0	1	1	0	0	1	Rn	Rd
UMIN	-		Q	1	0	1	1	1	0	-	-	1	Rm	0	1	1	0	1	1	Rn	Rd
UABD	-	0	Q	1	0	1	1	1	0	-	-	1	Rm	0	1	1	1	0	1	Rn	Rd
UABA	-	0	Q	1	0	1	1	1	0	-	-	1	Rm	0	1	1	1	1	1	Rn	Rd
SUB (vector)	Vector	0	Q	1	0	1	1	1	0	-	-	1	Rm	1	0	C	0	0	1	Rn	Rd
CMEQ (register)	Vector	0	Q	1	0	1	1	1	0	-	-	1	Rm	1	0	C	0	1	1	Rn	Rd
MLS (vector)	-	0	Q	1	0	1	1	1	0	-	-	1	Rm	1	0	C	1	0	1	Rn	Rd
PMUL	-	0	Q	1	0	1	1	1	0	-	-	1	Rm	1	0	C	1	1	1	Rn	Rd
UMAXP	-	0	Q	1	0	1	1	1	0	-	-	1	Rm	1	0	1	C	0	1	Rn	Rd
UMINP	-	0	Q	1	0	1	1	1	0	-	-	1	Rm	1	0	1	C	1	1	Rn	Rd
SQRDMULH (vector)	Vector	0	Q	1	0	1	1	1	0	-	-	1	Rm	1	0	1	1	0	1	Rn	Rd
FMAXNMP (vector)	-	0	Q	1	0	1	1	1	0	0	Х	1	Rm	1	0	1	1	0	1	Rn	Rd
FADDP (vector)	-	0	Q	1	0	1	1	1	0	0	Х	1	Rm	1	1	C	1	0	1	Rn	Rd
FMUL (vector)	-	0	Q	1	0	1	1	1	0	0	Х	1	Rm	1	1	C	1	1	1	Rn	Rd
FCMGE (register)	Vector	0	Q	1	0	1	1	1	0	0	Х	1	Rm	1	1	1	C	0	1	Rn	Rd
FACGE	Vector	0	Q	1	0	1	1	1	0	0	Х	1	Rm	1	1	1	C	1	1	Rn	Rd
FMAXP (vector)	-	0	Q	1	0	1	1	1	0	0	Х	1	Rm	1	1	1	1	0	1	Rn	Rd
FDIV (vector)	-	0	Q	1	0	1	1	1	0	0	Х	1	Rm	1	1	1	1	1	1	Rn	Rd
EOR (vector)	-	0	Q	1	0	1	1	1	0	0	0	1	Rm	0	0	C	1	1	1	Rn	Rd
BSL	-	0	Q	1	0	1	1	1	0	0	1	1	Rm	0	0	C	1	1	1	Rn	Rd
FMINNMP (vector)	-	0	Q	1	0	1	1	1	0	1	Х	1	Rm	1	1	C	0	0	1	Rn	Rd
FABD	Vector	0	Q	1	0	1	1	1	0	1	Х	1	Rm	1	1	C	1	0	1	Rn	Rd
FCMGT (register)	Vector	0	Q	1	0	1	1	1	0	1	х	1	Rm	1	1	1	0	0	1	Rn	Rd
FACGT	Vector	0	Q	1	0	1	1	1	0	1	х	1	Rm	1	1	1	0	1	1	Rn	Rd
FMINP (vector)	-	0	Q	1	0	1	1	1	0	1	Х	1	Rm	1	1	1	1	0	1	Rn	Rd
BIT	-	0	Q	1	0	1	1	1	0	1	0	1	Rm	0	0		1	1	1	Rn	Rd
BIF	-	0	Q	1	0	1	1	1	0	1	1	1	Rm	0	0	C	1	1	1	Rn	Rd
AdvSIMD three different		0	Q	U	0	1	1	1	0	si	ze	1	Rm	•	op	CO	de	0		Rn	Rd
SADDL, SADDL2	-	0	Q	0	0	1	1	1	0	si	ze	1	Rm	0	0	C	0	0	0	Rn	Rd
SADDW, SADDW2	-	0	Q	0	0	1	1	1	0	si	ze	1	Rm	0	0		_	_	_	Rn	Rd
SSUBL, SSUBL2	-	0	Q	0	0	1	1	1	0	si	ze	1	Rm	0	0	_		_	_	Rn	Rd
SSUBW, SSUBW2	-	0	Q	0	0	1	1	1	0		ze	1	Rm	0	0				0		Rd
ADDHN, ADDHN2	-			0	0	1	1	1	0	si	ze	1	Rm	0	1	_					Rd
SABAL, SABAL2	-					1	1	1	0	si	ze	1	Rm	0	1	C	1		0		Rd
SUBHN, SUBHN2	-	0	Q		0	1	1	1	0	si	ze	1	Rm	0	1	1	C	0	0		Rd
SABDL, SABDL2	-			0	0	1	1	1	0	si	ze	1	Rm	0	1	1	1	0	0		Rd
SMLAL, SMLAL2 (vec	tc -	0	Q	0	0	1	1	1	0	si	ze	1	Rm	1	0		0	0	0		Rd
SQDMLAL, SQDMLAL	2 Vector	0		0	0	1	1	1	0	si	ze	1	Rm	1	0	_	_				Rd
SMLSL, SMLSL2 (vec			-	0	0	1	1	1	0	si	ze	1	Rm	1	0		О				Rd
SQDMLSL, SQDMLSL	2 Vector			-		1	1	1	0	si	ze	1	Rm	1	0		1		0		Rd
SMULL, SMULL2 (vec			Q			1	1	1	0	si	ze	1	Rm	1	1			0			Rd
SQDMULL, SQDMULL	∠ Vector	0	Q	0	0	1	1	1	0	si	ze	1	Rm	1	1	C	1	0	0	Rn	Rd

instruction page	variant	31 3	30 2	92	82	7 20	62	5 24	12	322	21	20 1	9 18	3 17	16	15	14	13	12	11	10	9 8 7 6 5	4 3 2 1 0
PMULL, PMULL2	-	0 (Q (0 () 1	1 1	1	1 0		size	1		Rn	n		1	1	1	0	0	0	Rn	Rd
UADDL, UADDL2	-	0 (Q ·	1 () 1	1 1	1	1 0	5	size	1		Rn	n		0	0	0	0	0	0	Rn	Rd
UADDW, UADDW2	-	0 (Q ·	1 () 1	1 1	1	1 0	5	size	1		Rn	n		0	0	0	1	0	0	Rn	Rd
USUBL, USUBL2	-	0 (Q ·	1 () 1	1 1	1	1 0	5	size	1		Rn	n		0	0	1	0	0	0	Rn	Rd
USUBW, USUBW2	-	0 (Q ·	1 () 1	1 1	1	1 0	5	size	1		Rn	n		0	0	1	1	0	0	Rn	Rd
RADDHN, RADDHN2	-	0 (Q ·	1 () 1	1 1	1	1 0	5	size	1		Rn	n		0	1	0	0	0	0	Rn	Rd
UABAL, UABAL2	-	0 (Q ·	1 () 1	1 1	1	1 0	5	size	1		Rn	n		0	1	0	1	0	0	Rn	Rd
RSUBHN, RSUBHN2	-	0 (Q ·	1 () 1	1 1	1	1 0	5	size	1		Rn	n		0	1	1	0	0	0	Rn	Rd
UABDL, UABDL2	-	0 (Q ·	1 () 1	1 1	1	1 0	5	size	1		Rn	n		0	1	1	1	0	0	Rn	Rd
UMLAL, UMLAL2 (vector	-	0 (Q ·	1 () 1	1 1	1	1 0	5	size	1		Rn	n		1	0	0	0	0	0	Rn	Rd
UMLSL, UMLSL2 (vecto	-	0 (Q ·	1 () 1	1 1	1	1 0	5	size	1		Rn	n		1	0	1	0	0	0	Rn	Rd
UMULL, UMULL2 (vector		0 (Q ·	1 () 1	1 1	1	1 0	9	size	1		Rn	n		1	1	0	0	0	0	Rn	Rd
AdvSIMD two-reg misc		0 (QΙ	U () 1	1 1	1	1 0	5	size	1	0 0	0	0		ор	СО	de		1	0	Rn	Rd
	-	0 (Q (0 () 1	1 1	1	1 0	Τ.	- -	1	0 0			0		0		0	1	0	Rn	Rd
REV16 (vector)	-	0 (Q (0 () 1	1 1	1	1 0	Τ.	- -	1	0 0	0	0	0	0	0	0	1	1	0	Rn	Rd
SADDLP	-	0 (Q (0 0) 1	1 1	1	1 0	Τ.	- -	1	0 0	0	0	0		0	1	0	1	0	Rn	Rd
SUQADD	Vector	0 (Q (0 0) 1	1 1	1	1 0	Τ.	- -	1	0 0	0	0	0	0	0	1	1	1	0	Rn	Rd
CLS (vector)	-			0 0) 1	1 1	1	1 0	Τ.	- -	1	0 0	0	0	0	0	1	0	0	1	0	Rn	Rd
CNT	-			0 0) 1	1 1	1	1 0	Τ.	- -	1	0 0	0	0	0	0	1	0	1	1	0	Rn	Rd
SADALP	-			0 0) 1	1 1	1	1 0	Τ.	- -	1	0 0	0	0	0	0	1	1	0	1	0	Rn	Rd
SQABS	Vector			0 0) 1	1 1	1	1 0	Τ.	- -	1	0 0	0	0	0	0	1	1	1	1	0	Rn	Rd
	Vector			0 0) 1	1 1	1	1 0	Ϊ-	- -	1	0 0	0	0	0	1	0	0	0	1	0	Rn	Rd
CMEQ (zero)	Vector	0 (Q (0 () 1	1 1	1	1 0	Τ.	- -	1	0 0	0	0	0	1	0	0	1	1	0	Rn	Rd
, ,	Vector	0 (Q (0 () 1	1 1	1	1 0	-	- -	1	0 0	0	0	0	1	0	1	0	1	0	Rn	Rd
, ,	Vector	0 (Q (0 () 1	1 1	1	1 0	-	- -	1	0 0	0	0	0	1	0	1	1	1	0	Rn	Rd
XTN, XTN2	-	0 (Q (0 0) 1	1 1	1	1 0	-	- -	1	0 0	0	0	1	0	0	1	0	1	0	Rn	Rd
SQXTN, SQXTN2	Vector	0 (Q (0 () 1	1 1	1	1 0	-	- -	1	0 0	0	0	1	0	1	0	0	1	0	Rn	Rd
FCVTN, FCVTN2	-	0 (Q (0 () 1	1 1	1	1 0	(ОХ	1	0 0	0	0	1	0	1	1	0	1	0	Rn	Rd
FCVTL, FCVTL2	-	0 (Q (0 () 1	1 1	1	1 0	(ОХ	1	0 0	0	0	1	0	1	1	1	1	0	Rn	Rd
FRINTN (vector)	-	0 (Q (0 () 1	1 1	1	1 0	(ОХ	1	0 0	0	0	1	1	0	0	0	1	0	Rn	Rd
FRINTM (vector)	-	0 (Q (0 () 1	1 1	1	1 0	(ОХ	1	0 0	0	0	1	1	0	0	1	1	0	Rn	Rd
FCVTNS (vector)	Vector	0 (Q (0 () 1	1 1	1	1 0	(ОХ	1	0 0	0	0	1	1	0	1	0	1	0	Rn	Rd
FCVTMS (vector)	Vector	0 (Q (0 () 1	1 1	1	1 0	(ОХ	1	0 0	0	0	1	1	0	1		1	0	Rn	Rd
FCVTAS (vector)	Vector	0 (Q (0 () 1	1 1	1	1 0	(ОХ	1	0 0	0	0	1	1	1	0	0	1	0	Rn	Rd
SCVTF (vector, integer)	Vector			0 (1 1	1	1 0		0 x 0 x	1	0 0	0	0	1	1	1	0	1	1	0	Rn	Rd
FCMGT (zero)	Vector			0 () 1	1 1	1	1 0	1	1 x	1	0 0	0	0	0	1	1	0	0	1	0	Rn	Rd
, ,	Vector	0 (Q (0 () 1	1 1	1	1 0	1	1 x	1	0 0	0	0	0	1	1	0	1	1	0	Rn	Rd
	Vector	0 (Q (0 () 1	1 1	1	1 0	1	1 x	1	0 0	0	0	0	1	1	1	0	1	0	Rn	Rd
FABS (vector)	-	0 (Q (0 () 1	1 1	1	1 0	1	1 x	1	0 0	0	0	0	1	1	1	1	1	0	Rn	Rd
FRINTP (vector)	-			0 () 1	1 1	1	1 0	1	1 x	1	0 0	0	0		1	0	0	0	1	0	Rn	Rd
FRINTZ (vector)	-	0 (0 () 1	1 1	1	1 0	1	1 x	1	0 0	0		1		0	0	1	1	0	Rn	Rd
, ,	Vector	0 (Q (0 (1 1	1	1 0		1 x 1 x	1	0 0	0		1		0	1	0	1	0	Rn	Rd
FCVTZS (vector, intege		0 (0 (1 1	1	1 0	1	1 x	1	0 0	0		1	1	0	1	1	1	0	Rn	Rd

instruction page	variant	31 3	0 2	9 28	8 27	726	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9 8 7 6 5	4 3 2 1 0
URECPE	-	0 (Q (0 (1	1	1	0	1	х	1	0	0	0	0	1	1	1	0	0	1	0	Rn	Rd
FRECPE	Vector	0 (Q (0 0	1	1	1	0	1	х	1	0	0	0	0	1	1	1	0	1	1	0	Rn	Rd
REV32 (vector)	-	0 (<u>ر</u>	1 0	1	1	1	0	-	-	1	0	0	0	0	0	0	0	0	0	1	0	Rn	Rd
UADDLP	-	0 (<u>ر</u>	1 0	1	1	1	0	-	-	1	0	0	0	0	0	0	0	1	0	1	0	Rn	Rd
USQADD	Vector	0 (<u>ر</u>	1 0	1	1	1	0	-	-	1	0	0	0	0	0	0	0	1	1	1	0	Rn	Rd
CLZ (vector)	-	0 (ر ک	1 0	1	1	1	0	-	-	1	0	0	0	0	0	0	1	0	0	1	0	Rn	Rd
UADALP	-	0 (ر ک	1 0	1	1	1	0	-	-	1	0	0	0	0	0	0	1	1	0	1	0	Rn	Rd
SQNEG	Vector	0 (ر ک	1 0	1	1	1	0	-	-	1	0	0	0	0	0	0	1	1	1	1	0	Rn	Rd
CMGE (zero)	Vector	0 (ر ک	1 0	1	1	1	0	-	-	1	0	0	0	0	0	1	0	0	0	1	0	Rn	Rd
CMLE (zero)	Vector	0 (ر ک	1 0	1	1	1	0	-	-	1	0	0	0	0	0	1	0	0	1	1	0	Rn	Rd
NEG (vector)	Vector	0 (<u>ر</u>	1 0	1	1	1	0	-	-	1	0	0	0	0	0	1	0	1	1	1	0	Rn	Rd
SQXTUN, SQXTUN2	Vector	0 (<u>ر</u>	1 0	1	1	1	0	-	-	1	0	0	0	0	1	0	0	1	0	1	0	Rn	Rd
SHLL, SHLL2	-	0 (<u>ر</u>	1 0	1	1	1	0	-	-	1	0	0	0	0	1	0	0	1	1	1	0	Rn	Rd
UQXTN, UQXTN2	Vector	0 (<u>ر</u>	1 0	1	1	1	0	-	-	1	0	0	0	0	1	0	1	0	0	1	0	Rn	Rd
FCVTXN, FCVTXN2	Vector	0 (<u>ر</u>	1 0	1	1	1	0	0	х	1	0	0	0	0	1	0	1	1	0	1	0	Rn	Rd
FRINTA (vector)	-	0 (<u>ر</u>	1 0	1	1	1	0	0	х	1	0	0	0	0	1	1	0	0	0	1	0	Rn	Rd
FRINTX (vector)	-	0 (<u>ر</u>	1 0	1	1	1	0	0	х	1	0	0	0	0	1	1	0	0	1	1	0	Rn	Rd
FCVTNU (vector)	Vector		Q .	1 0	1	1	1	0	0	х	1	0	0	0	0	1	1	0	1	0	1	0	Rn	Rd
FCVTMU (vector)	Vector		Q .	1 0	1	1	1	0	0	х	1	0	0	0	0	1	1	0	1	1	1	0	Rn	Rd
FCVTAU (vector)	Vector		Q .	1 0	1	1	1	0	0	х	1	0	0	0	0	1	1	1	0	0	1	0	Rn	Rd
UCVTF (vector, integer			Q .	1 0	1	1	1	0	0	х	1	0	0	0	0	1	1	1	0	1	1	0	Rn	Rd
NOT	´-		<u>ر</u>	1 0	1	1	1	0	0	0	1	0	0	0	0	0	0	1	0	1	1	0	Rn	Rd
RBIT (vector)	-	0 (<i>٠</i>	1 0	1	1	1	0	0	1	1	0	0	0	0	0	0	1	0	1	1	0	Rn	Rd
FCMGE (zero)	Vector		<i>٠</i>	1 0	1	1	1	0	1	х	1	0	0	0	0	0	1	1	0	0	1	0	Rn	Rd
FCMLE (zero)	Vector	0 (<u>ر</u>	1 0	1	1	1	0	1	х	1	0	0	0	0	0	1	1	0	1	1	0	Rn	Rd
FNEG (vector)	-	0 (<u>ر</u>	1 0	1	1	1	0	1	х	1	0	0	0	0	0	1	1	1	1	1	0	Rn	Rd
FRINTI (vector)	-	0 (<u>ر</u>	1 0	1	1	1	0	1	х	1	0	0	0	0	1	1	0	0	1	1	0	Rn	Rd
FCVTPU (vector)	Vector	0 (<u>ر</u>	1 0	1	1	1	0	1	х	1	0	0	0	0	1	1	0	1	0	1	0	Rn	Rd
FCVTZU (vector, integ	e Vector	0 (<u>ر</u>	1 0	1	1	1	0	1	х	1	0	0	0	0	1	1	0	1	1	1	0	Rn	Rd
URSQRTE	-	0 (ر ک	1 0	1	1	1	0	1	х	1	0	0	0	0	1	1	1	0	0	1	0	Rn	Rd
FRSQRTE	Vector	0 (ر ک	1 0	1	1	1	0	1	х	1	0	0	0	0	1	1	1	0	1	1	0	Rn	Rd
FSQRT (vector)	-	0 (ر ک	1 0	1	1	1	0	1	х	1	0	0	0	0	1	1	1	1	1	1	0	Rn	Rd
AdvSIMD across lanes		0 (α ι	J 0	1	1	1		siz	ze	1	1	0	0	0		ор	СО	de	•	1	0	Rn	Rd
SADDLV	-	0 (ຊ (0 0	1	1	1	0	-	-	1	1	0	0	0	0	0	0	1	1	1	0	Rn	Rd
SMAXV	-	0 (0 0		1	1	0	-	-	1	1		0		0	1	0	1	0	1	0	Rn	Rd
SMINV	-			0 0	1	1	1	0	-	-	1	1	0	0	0	1	1	0	1	0	1	0	Rn	Rd
ADDV	-	0 (Q (0 0	1	1	1	0	-	-	1	1	0	0	0	1	1	0	1	1	1	0	Rn	Rd
UADDLV	-		<i>٠</i>	1 0	1	1	1	0	-	-	1	1	0	0	0	0	0	0	1	1	1	0	Rn	Rd
UMAXV	-		<u>ر</u>	1 0		1	1	0	-	-	1	1	0	0	0	0	1	0	1	0	1	0	Rn	Rd
UMINV	-		Q /	1 0		1	1	0	-	-	1	1	0	0	0	1	1	0	1	0	1	0	Rn	Rd
FMAXNMV	-			1 0		1	1	0	0	х	1	1	0	0		0	1	1	0	0	1	0	Rn	Rd
FMAXV	-			1 0		1	1	0	0	х	1	1			0	0	1	1	1	1	1	0	Rn	Rd
FMINNMV	-		<u>ر</u>	1 0		1	1	0	1	x x	1	1	0			0	1	1	0	0	1	0	Rn	Rd
						-																	I	

instruction page	variant	31	30	29	28	27	26	25	24	23	22	21	20	19 ²	18	17 1	6	15	14	13	12	11	10	9	8	7	6	5	4 3	2 1 0
FMINV	-	0	Q	1	0	1	1	1	0	1	х	1	1	0	0	0	0	1	1	1	1	1	0	•		Rn				Rd
AdvSIMD copy		0	Q	ор	0	1	1	1	0	0	0	0			ım!			0	•	imn	14		1			Rn				Rd
DUP (element)	Vector	0	-	0	0	1	1	1	0	0	0	0	-	-	-	-	-	0	0	0	0	0	1			Rn				Rd
DUP (general)	-	0	-	0	0	1	1	1	0	0	0	0	-	-	-	-	-	0	0	0	0	1	1			Rn				Rd
SMOV	32-bit	0	0	0	0	1	1	1	0	0	0	0	-	-	-	-	-	0	0	1	0	1	1			Rn				Rd
UMOV	32-bit	0	0	0	0	1	1	1	0	0	0	0	-	-	-	-	-	0	0	1	1	1	1			Rn				Rd
INS (general)	-	0	1	0	0	1	1	1	0	0	0	0	-	-	-	-	-	0	0	0	1	1	1			Rn				Rd
SMOV	64-bit	0	1	0	0	1	1	1	0	0	0	0	-	-	-	-	-		0	1	0	1	1			Rn				Rd
UMOV	64-bit	0	1	0	0	1	1	1	0	0	0	0	-	-	-	-	-	0	0	1	1	1	1			Rn				Rd
INS (element)	-	0	1	1	0	1	1	1	0	0	0	0	-	-	-	-	-	0	-	-	-	-	1			Rn				Rd
AdvSIMD vector x indexed	element	0	Q	U	0	1	1	1	1	siz	ze		М		Rr	n			•	ode		Н	0			Rn				Rd
SMLAL, SMLAL2 (by el-	-	0	Q	0	0	1	1	1	1	-	-		М		Rr	n			0			Н				Rn				Rd
SQDMLAL, SQDMLAL2	Vector	0	Q	0	0	1	1	1	1	-	-		М		Rr	n			0	1		Н				Rn				Rd
SMLSL, SMLSL2 (by el-	-	0	Q	0	0	1	1	1	1	-	-		М		Rr	n		0	1	1	0		0			Rn				Rd
SQDMLSL, SQDMLSL2	Vector	0	Q	0	0	1	1	1	1	-	-		М		Rr	n		0	1	1	1	Н	0			Rn				Rd
MUL (by element)	-	0	Q	0	0	1	1	1	1	-	-		М		Rr				0		0		0			Rn				Rd
SMULL, SMULL2 (by el	-	0	Q	0	0	1	1	1	1	-	-		М		Rr				0	1			0			Rn				Rd
SQDMULL, SQDMULL2		0	Q	0	0	1	1	1	1	-	-		М		Rr				0	•		Н				Rn				Rd
SQDMULH (by element	Vector	0	Q	0	0	1	1	1	1	-	-		М		Rr				1			Н				Rn				Rd
SQRDMULH (by eleme	Vector	0	Q	0	0	1	1	1	1	-	-		М		Rr				1	-		Н				Rn				Rd
FMLA (by element)	Vector	0	Q	0	0	1	1	1	1	1	Х		М		Rr				0	•	1	Н				Rn				Rd
FMLS (by element)	Vector	0	Q	0	0	1	1	1	1	1	Х		М		Rr			0	1	-			0			Rn				Rd
, , , , , , , , , , , , , , , , , , , ,	Vector	0	Q	0	0	1	1	1	1	1	Х		М		Rr				0	-		Н				Rn				Rd
MLA (by element)	-	0	Q	1	0	1	1	1	1	-	-		М		Rr				0			Н				Rn				Rd
UMLAL, UMLAL2 (by el	-	0	Q	1	0	1	1	1	1	-	-		М		Rr				0			Н				Rn				Rd
MLS (by element)	-	0	Q	1	0	1	1	1	1	-	-		М		Rr			0	1			Н				Rn				Rd
UMLSL, UMLSL2 (by el		0	Q	1	0	1	1	1	1	-	-		М		Rr			0	1			Н				Rn				Rd
UMULL, UMULL2 (by e	-	0	Q	1	0	1	1	1	1	-	-		М		Rr				0			Н				Rn				Rd
. , , , ,	Vector	0	Q	1	0	1	1	1	1	1	Х	L			Rr					-		Н				Rn				Rd
AdvSIMD modified immed		0	Q	ор		1	1	1	1	0	0	0	0			b	С			de		ο2	1	d		f	•			Rd
MOVI	32-bit shifted immediate	0	-	0	0	1	1	1	1	0	0	0	0	0	а	b	c c	0	Χ			0	1	d	е	f	g	h		Rd
ORR (vector, immediate		0	-	0	0	1	1	1	1	0	0	0	0		а	b	С	0				0	1	d	е	f	g	h		Rd
MOVI	16-bit shifted immediate	0	-	0	0	1	1	1	1	0	0	0	0	0	а	b b	С	1	0	Х	0	0	1	d	е	f	g	h		Rd
ORR (vector, immediate		0	-	0	0	1	1	1	1		•		0			b	С	1	0			0	1	d	е	f		h		Rd
MOVI	32-bit shifting ones	0	-	0	0	1	1	1	1	0	0	0	0					1				0	1	d	е	f	_			Rd
MOVI	8-bit	0	-	0	0	1	1	1	1	0		0	0				С	1	1	1		0	1	d	е	f	g	h		Rd
FMOV (vector, immedia		0	-	0	0	1	1	1	1	0	0	0	0	_	-		С	1	1	1		0	1	d	е	f	g	h		Rd
	32-bit shifted immediate	0	-	1	0	1	1	1	1	0		0			-		-	-	Χ		0	0	1	d	е	Ť	g	h		Rd
BIC (vector, immediate)		0	-	1	0	1	1	1	1	0	0	0	0				-		X	Х		0	1	d	е	Ť	g	h		Rd
MVNI	16-bit shifted immediate	0	-	1	0	1	1	1	1	0	0	0	0				С		0		0	0	1	d	е	†	g	h		Rd
BIC (vector, immediate)		0	-	1	0	1	1	1	1	0	0	0	0				_			X		0	1	d	е	†	g	h		Rd
MVNI	32-bit shifting ones	0	-	1	0	1	1	1	1	0		0	0			b						0	1	d	е	†	g	h		Rd
MOVI	64-bit scalar	0	0	1	U	1	1	1	1	U	0	0	0	0	а	b	С	1	1	1	0	0	1	d	е	Ť	g	h		Rd

instruction page	variant	31	30	29	28	27	26	25	24	23	3 22	2 21 20 1	19	18 17 1	16	15	14	13	12	11	10	9	8	7	6	5	4 3 2 1
MOVI	64-bit vector	0	1	1	0	1	1	1	1	0	0					1	1	1	0	0	1	d	е	f	g	h	Rd
FMOV (vector, immedia	Double-precision	0	1	1	0	1	1	1	1	0	0	0 0	0	a b	С	1	1	1	1	0	1	d	е				Rd
AdvSIMD shift by immedia	ate	0	Q	U	0	1	1	1	1	0		immh		immb				СО	de		1		F	Rn			Rd
SSHR	Vector	0	Q	0	0	1	1	1	1	0		immh		immb)	0	0	0	0	0	1		F	Rn			Rd
SSRA	Vector	0	Q	0	0	1	1	1	1	0		immh		immb)	0	0	0	1	0	1		F	Rn			Rd
SRSHR	Vector	0	Q	0	0	1	1	1	1	0		immh		immb)	0	0	1	0	0	1		F	Rn			Rd
SRSRA	Vector	0	Q	0	0	1	1	1	1	0		immh		immb)	0	0	1	1	0	1		F	Rn			Rd
SHL	Vector	0	Q	0	0	1	1	1	1	0		immh		immb)	0	1	0	1	0	1		F	Rn			Rd
SQSHL (immediate)	Vector	0	Q	0	0	1	1	1	1	0		immh		immb)	0	1	1	1	0	1		F	Rn			Rd
SHRN, SHRN2	-	0	Q	0	0	1	1	1	1	0		immh		immb)	1	0	0	0	0	1		F	Rn			Rd
RSHRN, RSHRN2	-	0	Q	0	0	1	1	1	1	0		immh		immb)	1	0	0	0	1	1		F	Rn			Rd
SQSHRN, SQSHRN2	Vector	0	Q	0	0	1	1	1	1	0		immh		immb)	1	0	0	1	0	1		F	Rn			Rd
SQRSHRN, SQRSHRN	Vector	0	Q	0	0	1	1	1	1	0		immh		immb)	1	0	0	1	1	1		F	Rn			Rd
SSHLL, SSHLL2	-	0	Q	0	0	1	1	1	1	0		immh		immb)	1	0	1	0	0	1		F	Rn			Rd
SCVTF (vector, fixed-po	: Vector	0	Q	0	0	1	1	1	1	0		immh		immb)	1	1	1	0	0	1		F	Rn			Rd
FCVTZS (vector, fixed-r	Vector	0	Q	0	0	1	1	1	1	0		immh		immb)	1	1	1	1	1	1		F	Rn			Rd
` '	Vector	0	Q	1	0	1	1	1	1	0		immh		immb)	0	0	0	0	0	1		F	Rn			Rd
USRA	Vector	0	Q	1	0	1	1	1	1	0		immh		immb)	0	0	0	1	0	1		F	Rn			Rd
URSHR	Vector	0	Q	1	0	1	1	1	1	0		immh		immb)	0	0	1	0	0	1		F	Rn			Rd
URSRA	Vector	0	Q	1	0	1	1	1	1	0		immh		immb)	0	0	1	1	0	1		F	Rn			Rd
SRI	Vector	0	Q	1	0	1	1	1	1	0		immh		immb)	0	1	0	0	0	1		F	Rn			Rd
SLI	Vector	0	Q	1	0	1	1	1	1	0		immh		immb)	0	1	0	1	0	1		F	Rn			Rd
SQSHLU	Vector	0	Q	1	0	1	1	1	1	0		immh		immb)	0	1	1	0	0	1		F	Rn			Rd
UQSHL (immediate)	Vector	0	Q	1	0	1	1	1	1	0		immh		immb)	0	1	1	1	0	1		F	Rn			Rd
SQSHRÙN, SQSHRUN	Vector	0	Q	1	0	1	1	1	1	0		immh		immb)	1	0	0	0	0	1		F	Rn			Rd
SQRSHRUN, SQRSHR	Vector	0	Q	1	0	1	1	1	1	0		immh		immb)	1	0	0	0	1	1		F	Rn			Rd
UQSHRN	Vector	0	Q	1	0	1	1	1	1	0		immh		immb)	1	0	0	1	0	1		F	Rn			Rd
UQRSHRN, UQRSHRN	Vector	0	Q	1	0	1	1	1	1	0		immh		immb)	1	0	0	1	1	1		F	Rn			Rd
USHLL, USHLL2	-	0	Q	1	0	1	1	1	1	0		immh		immb)	1	0	1	0	0	1		F	Rn			Rd
UCVTF (vector, fixed-po	Vector	0	Q	1	0	1	1	1	1	0		immh		immb)	1	1	1	0	0	1		F	Rn			Rd
FCVTZU (vector, fixed-	Vector	0	Q	1	0	1	1	1	1	0		immh		immb)	1	1	1	1	1	1		F	Rn			Rd
AdvSIMD TBL/TBX		0	Q	0	0	1	1	1	0	0	p2	0	F	₹m		0	le	n	ор	0	0		F	Rn			Rd
TBL	Single register table	0	Q	0	0	1	1	1	0	0	0	0	F	₹m		0	0	0	0	0	0		F	Rn			Rd
TBX	Single register table	0	Q	0	0	1	1	1	0	0	0	0	F	Rm		0	0	0	1	0	0		F	Rn			Rd
TBL	Two register table	0	Q	0	0	1	1	1	0	0	0	0	F	₹m		0	0	1	0	0	0		F	Rn			Rd
TBX	Two register table			0	0	1	1	1	0	0			F	₹m			0	1			0		F	Rn			Rd
TBL	Three register table	0	Q	0	0	1	1	1	0	0	0	0	F	₹m		0	1	0	0	0	0		F	Rn			Rd
TBX	Three register table	0	Q	0	0	1	1	1	0	0	0	0	F	₹m		0	1	0	1	0	0		F	Rn			Rd
TBL	Four register table	0	Q	0	0	1	1	1	0	0			F	Rm		0	1	1	0	0	0		F	Rn			Rd
TBX	Four register table	0	Q	0	0	1	1	1	0	0	0	0	F	Rm		0	1	1	1	0	0		F	Rn			Rd
AdvSIMD ZIP/UZP/TRN				0		1	1	1	0	s	ize	0	R	₹m			op	СО	de		0		F	Rn			Rd
UZP1	-			0		1	1	1	0	s	ize	0	F	₹m			0		1	1	0			Rn			Rd
TRN1	-	0	Q	0	0	1	1	1	0	s	ize	0	F	Rm		0	0	1	0	1	0		F	Rn			Rd

instruction page	variant	3	13	02	92	82	<u> 2</u>	26	25	24	23 22	21	20 19 18 17 16	15	14	13	12	2 1 2	1 10	0 9	8	7	6	5	4 3	3 2	1	0
ZIP1	-	(0 0	Q 0	0 0	5 ′	1	1	1	0	size	0	Rm	0	0	1	1	1	0	T		Rn	i			Rd	ı —	
UZP2	-	(0 0	Q 0	0 0) <i>′</i>	1	1	1	0	size	0	Rm	0	1	0	1	1	0	j		Rn	1			Rd	i	
TRN2	-	(0 0	Q 0) () <i>'</i>	1	1	1	0	size	0	Rm	0	1	1	0	1	0	j		Rn	1			Rd	i	
ZIP2	-	() (Q 0	0 0) <i>1</i>	1	1	1	0	size	0	Rm	0	1	1	1	1	0	j		Rn	1			Rd	i	
AdvSIMD EXT		(0 0	ຸ 1	ı C	0 1	1	1	1	0	op2	0	Rm	0		im	m4	ŀ	0	j		Rn	1			Rd	1	
EXT	-	(0 0	ຸ 1	1 0) <i>′</i>	1	1	1	0	0 0	0	Rm	0		im	m4		0	j		Rn	1			Rd	i	
		•	•	•		•							,		•				•					•				