1	in	_use Opcode	Extended Name	Specific	variant
2		UNALLOCATED			
3		BAD			
4		Branch, exception generation and s	syst		
5		Compare _ Branch (immediate)			
6		CBZ	W		W
7		CBNZ	W		W
8		CBZ	X		X
9		CBNZ	X		Χ
10		Test bit & branch (immediate) TBZ			
11 12		TBNZ			
13		Conditional branch (immediate)			
14		B_cond			
15		Exception generation			
16	//	SVC			
17	//	HVC			
18	//	SMC			
19		BRK			
20	//	HLT			
21	//	DCPS1			
22	//	DCPS2			
23	//	DCPS3			
24	//	System			
25	//	MSR	imm	imm	
26	//	HINT			
27	//	CLREX			
28	//	DSB			
29	//	DMB			
30	//	ISB			
31	//	SYS			
32	//	MSR			
33	//	SYSL			
34	//	MRS			
35	-	Unconditional branch (register)			
36		BR			
37		BLR			

1	in_use	Opcode	Extended Name	Specific	variant
38		RET		-	
39	//	ERET			
40	//	DRPS			
41	// Ur	nconditional branch (immediate)			
42	//	В			
43	//	BL			
44	Load	ds and stores			
45	Lo	pad/store exclusive			
46		STXRB			
47		STLXRB			
48		LDXRB			
49		LDAXRB			
50		STLRB			
51		LDARB			
52		STXRH			
53		STLXRH			
54		LDXRH			
55		LDAXRH			
56		STLRH			
57		LDARH			
58		STXR	W		W
59		STLXR	W		W
60		STXP	W		W
61		STLXP	W		W
62		LDXR	W		W
63		LDAXR	W		W
64		LDXP	W		W
65		LDAXP	W		W
66		STLR	W		W
67		LDAR	W		W
68		STXR	X		Χ
69		STLXR	X		Χ
70		STXP	X		Χ
71		STLXP	X		Χ
72		LDXR	X		Χ
73		LDAXR	X		Χ
74		LDXP	X		Χ

1	in_use Opcode	Extended Name	Specific	variant
75	LDAXP	X		X
76	STLR	X		X
77	LDAR	X		X
78	Load register (literal)			
79	LDR	W		W
80	LDR	S		S
81	LDR	X		X
82	LDR	D		D
83	LDRSW			
84	LDR	Q		Q
85	PRFM			
86	Load/store no-allocate pair (offset)			
87	STNP	W		W
88	LDNP	W		W
89	STNP	S		S
90	LDNP	S		S
91	STNP	D		D
92	LDNP	D		D
93	STNP	X		X
94	LDNP	X		X
95	STNP	Q		Q
96	LDNP	Q		Q
97	Load/store register pair (post-indexe	•		
98	STP	post_W	post	W
99	LDP	post_W	post	W
100		post_S	post	S
101		post_S	post	S
102 103		post_D	post post	D
103		post_D post_D	post	D
104		post_X	post	X
106		post_X post_X	post	X
107		post_Q	post	Q
108		post_Q	post	Q
109	Load/store register pair (offset)			

110	1	in_use	Opcode	Extended Name	Specific	variant
1112 STP off S 113 LDP off off 114 LDPSW off off 115 STP off D 116 LDP off D 118 LDP off X 118 LDP off X 118 LDP off X 119 STP off Q 120 LDP off Q 121 LDQ off Q 121 LDad/store register pair (pre-Indexed) V 122 STP pre W 123 LDP pre W 124 STP pre S pre W 125 LDP pre S pre S Pre S Pre S Pre S Pre S Pre D D Pre D D Dre D D	110		STP	off_W	off	W
113	111		LDP	off_W		
114 LDPSW off off D 115 STP off D off D 116 LDP off D off D 117 STP off X off X 118 LDP off Q off Q 119 STP off Q off Q 120 LDP off Q off Q 120 LDP off Q off Q 121 Lod/store register pair (pre-indexed) V Pre W 122 STP pre W pre W 122 STP pre W pre W 123 LDP pre S pre S pre S pre S 126 LDPSW pre D pre D D 127 STP pre D pre D D	112		STP	off_S	off	S
115	113					S
116	114					
117 STP off_X off X 118 LDP off_X off X 119 STP off_Q off Q 120 LDP off_Q off Q 121 Load/store register pair (pre-indexed) T T W 122 STP pre_W pre W 123 LDP pre_W pre W 124 STP pre_W pre W 125 LDP pre_S pre S 126 LDPSW pre pre S 126 LDPSW pre pre D 127 STP pre_D pre D 128 LDP pre_D pre X 130 LDP pre_X pre X 131 STP pre_Q pre_Q Q 133 LOA/store register (unscaled immediate) X 134						
118 LDP off_X off X 119 STP off_Q off Q 120 LDP off_Q off Q 121 Load/store register pair (pre-indexed)	116					
STP	117					
120	118					
121	119					
122 STP pre_W pre W 123 LDP pre_W pre W 124 STP pre_W pre W 125 LDP pre_S pre S 126 LDPSW pre pre D 127 STP pre_D pre D 128 LDP pre_D pre D 129 STP pre_D pre X 130 LDP pre_X pre X 131 STP pre_Q pre Q 132 LDP pre_Q pre_Q pre Q 133 Load/store register (unscaled immediate) STUR X X 134 STURB X X X 135 LDURSB X X X 136 LDURSB X X W 138 STUR B B B <	120		LDP	off_Q	off	Q
123	121	Lo				
124 STP pre_S pre S 125 LDP pre_S pre S 126 LDPSW pre pre D 127 STP pre_D pre D 128 LDP pre_D pre D 129 STP pre_X pre X 130 LDP pre_X pre X 131 STP pre_Q pre Q 132 LDP pre_Q pre Q 134 STURB STURB STURB X X 136 LDURSB X X X 136 LDURSB X X X 138 STUR B B B 140 STUR B B B 140 STUR Q Q Q 141 LDUR Q Q Q 141 LDURSH <	122			pre_W		
125	123			pre_W		
126					pre	
127 STP pre_D pre D 128 LDP pre_D pre D 129 STP pre_X pre X 130 LDP pre_X pre X 131 STP pre_Q pre Q 132 LDP pre_Q pre Q 133 Load/store register (unscaled immediate) Frequency pre Q 134 STURB STURB X X 135 LDURB X X X 136 LDURSB X X X 137 LDURSB W W W 138 STUR B B B 139 LDUR B B B 140 STUR Q Q Q 141 LDUR Q Q Q 142 STURH X X 143 LDURSH X	125				pre	S
128 LDP pre_D pre D 129 STP pre_X pre X 130 LDP pre_X pre X 131 STP pre_Q pre Q 132 LDP pre_Q pre Q 133 Load/store register (unscaled immediate) V V V 134 STURB STURB X X X 135 LDURSB X X X X 136 LDURSB W M M M M M M M M M M	126			pre	pre	
129 STP pre_X pre X 130 LDP pre_X pre X 131 STP pre_Q pre Q 132 LDP pre_Q pre Q 133 Load/store register (unscaled immediate) Free Company Pre Q 134 STURB STURB STUR X <	127		STP	pre_D	pre	
130 LDP pre_X pre X 131 STP pre_Q pre Q 132 LDP pre_Q pre Q 133 LOad/store register (unscaled immediate) Frequency Pre Q 134 STURB STURB STUR STUR X	128			pre_D	pre	
131 STP pre_Q pre Q 132 LDP pre_Q pre Q 133 Load/store register (unscaled immediate) Frequency Frequency Frequency Q 134 STURB STURB STUR STUR STUR STUR STUR STUR B G Q	129		STP	pre_X	pre	
132 LDP pre_Q pre Q 133 Load/store register (unscaled immediate) *** *** 134 STURB *** *** 135 LDURB *** X 136 LDURSB X X 137 LDURSB W W 138 STUR B B 139 LDUR B B 140 STUR Q Q 141 LDUR Q Q 142 STURH Y Q 143 LDURH X X 144 LDURSH X X 145 LDURSH W W 146 STUR H	130			pre_X	pre	
Load/store register (unscaled immediate) 134 STURB 135 LDURB 136 LDURSB X 137 LDURSB W 138 STUR B 139 LDUR B 140 STUR Q 141 LDUR Q 142 STURH 143 LDURH 144 LDURSH X 145 LDURSH W 146 STUR H	131			pre_Q	pre	
134 STURB 135 LDURB 136 LDURSB X 137 LDURSB W 138 STUR B 139 LDUR B 140 STUR Q 141 LDUR Q 142 STURH 143 LDURH 144 LDURSH X 145 LDURSH W 146 STUR H	132			pre_Q	pre	Q
135 LDURB 136 LDURSB X 137 LDURSB W 138 STUR B 139 LDUR B 140 STUR Q 141 LDUR Q 142 STURH 143 LDURH 144 LDURSH X 145 LDURSH W 146 STUR H	133	Lo	<u> </u>			
136 LDURSB X 137 LDURSB W 138 STUR B 139 LDUR B 140 STUR Q 141 LDUR Q 142 STURH 143 LDURH 144 LDURSH X 145 LDURSH W 146 STUR H	134					
137 LDURSB W 138 STUR B 139 LDUR B 140 STUR Q 141 LDUR Q 142 STURH 143 LDURH 144 LDURSH X 145 LDURSH W 146 STUR H	135					
138 STUR B 139 LDUR B 140 STUR Q 141 LDUR Q 142 STURH 143 LDURH 144 LDURSH X 145 LDURSH W 146 STUR H	136					
139 LDUR B 140 STUR Q 141 LDUR Q 142 STURH 143 LDURH 144 LDURSH X 145 LDURSH W 146 STUR H	137					
140 STUR Q 141 LDUR Q 142 STURH 143 LDURH 144 LDURSH X 145 LDURSH W 146 STUR H	138					
141 LDUR Q 142 STURH 143 LDURH 144 LDURSH X 145 LDURSH W 146 STUR H	139					
142 STURH 143 LDURH 144 LDURSH X 145 LDURSH W 146 STUR H	140		STUR			
143 LDURH 144 LDURSH X 145 LDURSH W 146 STUR H	141			Q		Q
144 LDURSH X X 145 LDURSH W W 146 STUR H H	142					
145 LDURSH W 146 STUR H						
146 STUR H	144					
	145					
147 LDUR H	146					
	147		LDUR	Н		Н

1	in_use	Opcode	Extended Name	Specific	variant
148		STUR	W		W
149		LDUR	W		W
150		LDURSW			
151		STUR	S		S
152		LDUR	S		S
153		STUR	X		Χ
154		LDUR	X		Χ
155		PRFUM			
156		STUR	D		D
157		LDUR	D		D
158		ad/store register (immediate post-indexe			
159		STRB	post	post	
160		LDRB	post	post	
161		LDRSB	post_X	post	X
162		LDRSB	post_W	post	W
163		STR	post_B	post	В
164		LDR	post_B	post	В
165		STR	post_Q	post	Q
166		LDR	post_Q	post	Q
167		STRH	post	post	
168		LDRH	post	post	
169		LDRSH	post_X	post	X
170		LDRSH	post_W	post	W
171		STR	post_H	post	Н
172		LDR	post_H	post	Н
173		STR	post_W	post	W
174		LDR	post_W	post	W
175		LDRSW	post	post	
176		STR	post_S	post	S
177		LDR	post_S	post	S
178		STR	post_X	post	Χ
179		LDR	post_X	post	Χ
180		STR	post_D	post	D
181		LDR	post_D	post	D
182		nd/store register (unprivileged)			
183		STTRB			
184		LDTRB			
185		LDTRSB	X		Χ

1	in_use		Extended Name	Specific	variant
186		LDTRSB	W		W
187		STTRH			
188		LDTRH			
189		LDTRSH	X		Χ
190		LDTRSH	W		W
191		STTR	W		W
192		LDTR	W		W
193		LDTRSW			
194		STTR	X		Χ
195		LDTR	X		Χ
196	Lo	oad/store register (immediate pre-indexe	C		
197		STRB	pre	pre	
198		LDRB	pre	pre	
199		LDRSB	pre_X	pre	X
200		LDRSB	pre_W	pre	W
201		STR	pre_B	pre	В
202		LDR	pre_B	pre	В
203		STR	pre_Q	pre	Q
204		LDR	pre_Q	pre	Q
205		STRH	pre	pre	
206		LDRH	pre	pre	
207		LDRSH	pre_X	pre	X
208		LDRSH	pre_W	pre	W
209		STR	pre_H	pre	Н
210		LDR	pre_H	pre	Н
211		STR	pre_W	pre	W
212		LDR	pre_W	pre	W
213		LDRSW	pre	pre	
214		STR	pre_S	pre	S
215		LDR	pre_S	pre	S
216		STR	pre_X	pre	X
217		LDR	pre_X	pre	X
218		STR	pre_D	pre	D
219		LDR	pre_D	pre	D
220	Lo	pad/store register (register offset)			
221		STRB	off	off	
222		LDRB	off	off	
223		LDRSB	off_X	off	Χ
			_		

224 LDRSB off, W off W 225 STR off, B off B 226 LDR off, Q off Q 227 STR off, Q off Q 228 LDR off, Q off Q 229 STRH off off Q 230 LDRH off off W 231 LDRSH off, W off W 232 LDRSH off, W off W 233 STR off, H off H 234 LDR off, H off W 235 STR off, W off W 236 LDR off, W off W 237 LDRSW off off W 238 STR off, S off S 240 STR off, S off D 240 S	1	in_use	Opcode	Extended Name	Specific	variant
226 LDR off B off Q off B 227 STR off Q off Q 228 LDR off Q off Q 229 STRH off off G 230 LDRH off off W 231 LDRSH off W off X 232 LDRSH off W off W 233 STR off H off H 234 LDR off.H off H 234 LDR off.H off H 234 LDR off.H off W 236 LDR off.W off W 236 LDR off.W off W 237 LDRSW off off W 238 STR off.S off S 240 STR off.S off S 240	22	24	LDRSB	off_W	off	W
227 STR off Q off Q 228 LDR off Q off Q 229 STRH off off C 230 LDRH off off X 231 LDRSH off W off X 232 LDRSH off W off H 233 STR off_H off H 234 LDR off_H off H 235 STR off_W off W 236 LDR off_W off W 236 LDR off_W off W 236 LDR off_W off W 237 LDRSW off Off W 238 STR off_S off S 239 LDR off_S off S 240 STR off_D off D 241 LDR	22	25	STR	off_B	off	
228 LDR off_Q off Q 229 STRH off off Q 230 LDRH off off X 231 LDRSH off_X off X 232 LDRSH off_W off W 233 STR off_H off H 234 LDR off_H off H 234 LDR off_H off H 235 STR off_W off W 236 LDR off_W off W 236 LDR off_W off W 237 LDRSW off off W 238 STR off_S off S 240 STR off_D off S 240 STR off_D off D 241 LDR off_D off D 242 PFM	22	26	LDR	off_B	off	
229 STRH off off 230 LDRH off off 231 LDRSH off_X off X 232 LDRSH off_W off W 233 STR off_H off H 234 LDR off_H off H 234 LDR off_H off H 235 STR off_W off W 236 LDR off_W off W 237 LDRSW off off W 238 STR off_S off S 239 LDR off_S off S 240 STR off_D off D 241 LDR off_D off D 241 LDR off_D off D 242 PRFM off off D 243 STR imm imm	22	27	STR	off_Q		
230	22	.8	LDR	off_Q	off	Q
231	22	29	STRH			
232 LDRSH off_W off W 233 STR off_H off H 234 LDR off_H off H 235 STR off_W off W 236 LDR off_W off W 237 LDRSW off off W 237 LDRSW off off S 238 STR off_S off S 239 LDR off_S off S 240 STR off_D off D 240 STR off_D off D 241 LDR off_D off D 243 STR off_D off D 244 LDR off_D off D 242 PRFM off D off D 242 PRFM off D off D 2	23	80	LDRH			
233 STR off_H off H 234 LDR off_H off H 235 STR off_W off W 236 LDR off_W off W 237 LDRSW off off W 238 STR off_S off S 239 LDR off_S off S 240 STR off_D off D 241 LDR off_D off D 243 STR off_D off D 244 LDR off_D off D 242 PRFM off off D 245 Load/store register (unsigned immediate) tmm imm imm 246 STRB imm imm W 247 LDB imm imm X 248 LDRB imm_X imm X 249 </td <td>23</td> <td>31</td> <td></td> <td>–</td> <td></td> <td></td>	23	31		–		
234 LDR off_H off H 235 STR off_W off W 236 LDR off_W off W 237 LDRSW off off W 238 STR off_S off S 239 LDR off_S off S 240 STR off_D off D 241 LDR off_D off D 241 LDR off_D off D 244 LDR off_D off D 244 LDR off_D off D 242 PRFM off off D 244 LDR off_D off D 245 LOAd/store register (unsigned immediate) Imm imm Imm 247 LDR imm_X imm X 249 LDRSB imm_X imm X 2	23	32	LDRSH			
235 STR off_W off W 236 LDR off_W off W 237 LDRSW off off S 238 STR off_S off S 239 LDR off_S off S 240 STR off_D off D 241 LDR off_D off D 241 LDR off_D off D 243 STR off_D off D 244 LDR off_D off D 242 PRFM off off D 242 PRFM off off D 242 PRFM off off D 244 LDR off off D 245 LORB imm imm X 249 LDRB imm_W imm X 249 LDRSB	23	33	STR	off_H		
236 LDR off_W off W 237 LDRSW off off S 238 STR off_S off S 239 LDR off_S off S 240 STR off_D off D 241 LDR off_D off D 243 STR off_D off D 244 LDR off_D off D 244 LDR off_D off D 242 PRFM off off D 245 STRB im im im 246 STRB imm imm Imm 247 LDRB imm imm X 248 LDRSB imm_X imm X 249 LDRSB imm_W imm W 250 STR imm_B imm B 251 LDR	23	34	LDR	off_H		
237 LDRSW off off 238 STR off_S off S 239 LDR off_S off S 240 STR off_D off D 241 LDR off_D off D 243 STR off_D off D 244 LDR off_D off D 244 LDR off_D off D 242 PRFM off off D 243 STRB imm imm X 244 LDRB imm_X imm X 249 LDRSB imm_W <	23	35		off_W		
238 STR off_S off S 239 LDR off_S off S 240 STR off_D off D 241 LDR off_D off D 241 LDR off_D off D 243 STR off_D off D 244 LDR off_D off D 242 PRFM off off D 245 Coad/store register (unsigned immediate) imm off D 246 STRB imm imm Imm 247 LDRB imm imm X 248 LDRBB imm_X imm X 249 LDRSB imm_W imm W 250 STR imm_B imm B 251 LDR imm_B imm Q 253 LDR imm_O imm Q 2	23	86	LDR			W
239 LDR off_S off S 240 STR off_D off D 241 LDR off_D off D 243 STR off_D off D 244 LDR off_D off D 242 PRFM off off D 245 Load/store register (unsigned immediate) Imm Imm Imm 246 STRB imm imm Imm 247 LDRB imm imm X 249 LDRSB imm_X imm X 249 LDRSB imm_W imm B 251 LDR imm_B imm B 251 LDR imm_B imm Q 252 STR imm_Q imm Q 253 LDR imm imm Q 254 STRH imm imm X 25	23	37	LDRSW			
240 STR off_D off D 241 LDR off_D off D 243 STR off_D off D 244 LDR off_D off D 242 PRFM off off D 245 LDRB imm imm M 249 LDRSB imm_B imm W 250 STR imm_B imm B 251 LDR imm_B imm Q 253 LDR imm_Q imm Q 254 STRH imm X	23	88	STR			
241 LDR off_D off D 243 STR off_D off D 244 LDR off_D off D 242 PRFM off off D 242 PRFM off off D 245 Load/store register (unsigned immediate) T	23	9	LDR	off_S		
243 STR off_D off D 244 LDR off_D off D 242 PRFM off off D 245 Load/store register (unsigned immediate) T T T 246 STRB imm imm Imm T 247 LDRB imm imm X T 248 LDRSB imm_W imm W W W M W 249 LDRSB imm W W M 250 STR imm W W M B B B E 251 LDR imm_B imm B B B B E 252 STR imm_DQ imm Q C 253 LDR imm M Q 254 STRH imm imm M M 255 LDRH imm M Imm X 1 Imm M <t< td=""><td>24</td><td>0</td><td>STR</td><td>off_D</td><td></td><td></td></t<>	24	0	STR	off_D		
244 LDR off_D off D 242 PRFM off off Load/store register (unsigned immediate) 246 STRB imm imm 247 LDRB imm imm 248 LDRSB imm_X imm X 249 LDRSB imm_W imm W 250 STR imm_B imm B 251 LDR imm_B imm B 252 STR imm_Q imm Q 253 LDR imm_Q imm Q 253 LDR imm_Q imm Q 254 STRH imm imm X 255 LDRH imm imm X 256 LDRSH imm_W imm W 257 LDRSH imm_H imm H 258 STR imm_H imm H 259<	24	1	LDR	off_D		
242 PRFM off 245 Load/store register (unsigned immediate) 246 STRB imm imm 247 LDRB imm imm 248 LDRSB imm_X imm X 249 LDRSB imm_W imm W 250 STR imm_B imm B 251 LDR imm_B imm B 252 STR imm_Q imm Q 253 LDR imm_Q imm Q 254 STRH imm imm Q 254 STRH imm imm X 255 LDRH imm_X imm X 256 LDRSH imm_W imm W 257 LDRSH imm_H imm H 259 LDR imm_H imm_H imm H 259 LDR imm_H imm_H	24	3	STR	off_D		
Load/store register (unsigned immediate) 246 STRB imm imm 247 LDRB imm imm 248 LDRSB imm_X imm X 249 LDRSB imm_W imm W 250 STR imm_B imm B 251 LDR imm_B imm B 252 STR imm_Q imm Q 253 LDR imm_Q imm Q 254 STRH imm imm Imm 255 LDRH imm imm X 256 LDRSH imm_X imm X 257 LDRSH imm_W imm W 258 STR imm_H imm H 259 LDR imm_H imm H 260 STR imm_W imm_W imm	24	4	LDR	off_D		D
246 STRB imm imm 247 LDRB imm imm 248 LDRSB imm_X imm X 249 LDRSB imm_W imm W 250 STR imm_B imm B 251 LDR imm_B imm B 252 STR imm_Q imm Q 253 LDR imm_Q imm Q 254 STRH imm imm W 255 LDRH imm imm X 256 LDRSH imm_X imm W 258 STR imm_H imm H 259 LDR imm_H imm H 260 STR imm_W imm_W imm W	24	2	PRFM	off	off	
247 LDRB imm imm 248 LDRSB imm_X imm X 249 LDRSB imm_W imm W 250 STR imm_B imm B 251 LDR imm_B imm Q 252 STR imm_Q imm Q 253 LDR imm_Q imm Q 254 STRH imm imm Y 255 LDRH imm imm X 256 LDRSH imm_W imm W 257 LDRSH imm_H imm H 259 LDR imm_H imm H 260 STR imm_W imm_W imm W	24	5 L c				
248 LDRSB imm_X imm X 249 LDRSB imm_W imm W 250 STR imm_B imm B 251 LDR imm_B imm Q 252 STR imm_Q imm Q 253 LDR imm_Q imm Q 254 STRH imm imm W 255 LDRH imm imm X 256 LDRSH imm_X imm X 257 LDRSH imm_W imm H 258 STR imm_H imm H 259 LDR imm_H imm W	24	-6		imm	imm	
249 LDRSB imm_W imm W 250 STR imm_B imm B 251 LDR imm_B imm B 252 STR imm_Q imm Q 253 LDR imm_Q imm Q 254 STRH imm imm Imm 255 LDRH imm imm X 256 LDRSH imm_W imm W 257 LDRSH imm_W imm W 258 STR imm_H imm H 259 LDR imm_H imm W	24	7		imm	imm	
250 STR imm_B imm B 251 LDR imm_B imm B 252 STR imm_Q imm Q 253 LDR imm_Q imm Q 254 STRH imm imm Imm 255 LDRH imm imm X 256 LDRSH imm_X imm X 257 LDRSH imm_W imm W 258 STR imm_H imm H 259 LDR imm_H imm H 260 STR imm_W imm_W imm W	24	8		imm_X	imm	
251 LDR imm_B imm B 252 STR imm_Q imm Q 253 LDR imm_Q imm Q 254 STRH imm imm imm 255 LDRH imm X 256 LDRSH imm_X imm X 257 LDRSH imm_W imm W 258 STR imm_H imm H 259 LDR imm_H imm H 260 STR imm_W imm W				_		
252 STR imm_Q imm Q 253 LDR imm_Q imm Q 254 STRH imm imm imm 255 LDRH imm imm X 256 LDRSH imm_X imm X 257 LDRSH imm_W imm W 258 STR imm_H imm H 259 LDR imm_H imm H 260 STR imm_W imm W	25	60		_	imm	
253 LDR imm_Q imm Q 254 STRH imm imm imm 255 LDRH imm imm X 256 LDRSH imm_X imm X 257 LDRSH imm_W imm W 258 STR imm_H imm H 259 LDR imm_H imm H 260 STR imm_W imm W				_		
254 STRH imm imm 255 LDRH imm imm 256 LDRSH imm_X imm X 257 LDRSH imm_W imm W 258 STR imm_H imm H 259 LDR imm_H imm H 260 STR imm_W imm W				_		
255 LDRH imm imm 256 LDRSH imm_X imm X 257 LDRSH imm_W imm W 258 STR imm_H imm H 259 LDR imm_H imm H 260 STR imm_W imm W					imm	Q
256 LDRSH imm_X imm X 257 LDRSH imm_W imm W 258 STR imm_H imm H 259 LDR imm_H imm H 260 STR imm_W imm W						
257 LDRSH imm_W imm W 258 STR imm_H imm H 259 LDR imm_H imm H 260 STR imm_W imm W						
258 STR imm_H imm H 259 LDR imm_H imm H 260 STR imm_W imm W	25	66		_	imm	
259 LDR imm_H imm H 260 STR imm_W imm W	25	57		imm_W	imm	
STR imm_W imm W						
<u>-</u>						
261 LDR imm_W imm W						
	26	51	LDR	imm_W	imm	W

1	in_use	Opcode	Extended Name	Specific	variant
262	_	LDRSW	imm	imm	
263		STR	imm_S	imm	S
264		LDR	imm_S	imm	S
265		STR	imm_X	imm	Χ
266		LDR	imm_X	imm	Χ
268		STR	imm_D	imm	D
269		LDR	imm_D	imm	D
267		PRFM	imm	imm	
270	Data	processing – Immediate			
271	PC	C-rel. addressing			
272		ADR			
273		ADRP			
274	Ad	dd/subtract (immediate)			
275		ADD	imm_W	imm	W
276		ADDS	imm_W	imm	W
277		SUB	imm_W	imm	W
278		SUBS	imm_W	imm	W
279		ADD	imm_X	imm	Χ
280		ADDS	imm_X	imm	Χ
281		SUB	imm_X	imm	Χ
282		SUBS	imm_X	imm	Χ
283	Lo	ogical (immediate)	imm	imm	
284		AND	imm_W	imm	W
285		ORR	imm_W	imm	W
286		EOR	imm_W	imm	W
287		ANDS	imm_W	imm	W
288		AND	imm_X	imm	Χ
289		ORR	imm_X	imm	Χ
290		EOR	imm_X	imm	Χ
291		ANDS	imm_X	imm	Χ
292		ove wide (immediate)			
293		MOVN	W		W
294		MOVZ	W		W
295		MOVK	W		W
296		MOVN	X		Χ
297		MOVZ	X		Χ
298		MOVK	X		Χ
299	Bi	tfield			

	V V
301 BFM W	
V V V	
302 UBFM W	٧
303 SBFM X	(
304 BFM X	(
305 UBFM X	(
306 Extract	
	V
308 EXTR X	(
309 Data Processing – register	
310 Logical (shifted register)	
311 AND W	٧
312 BIC W	٧
313 ORR W	٧
314 ORN W	٧
315 EOR W	٧
316 EON W	٧
317 ANDS W	٧
318 BICS W	٧
319 AND X	(
320 BIC X	
	(
322 ORN X	
323 EOR X	
324 EON X	
325 ANDS X	
326 BICS X	(
327 Add/subtract (shifted register)	
	V
	٧
	٧
	٧
332 ADD X	
333 ADDS X	
334 SUB X	
	(
336 Add/subtract (extended register)	
337 ADD ext_W ext V	٧

1 in_u	use Opcode	Extended Name	Specific	variant
338	ADDS	ext_W	ext	W
339	SUB	ext_W	ext	W
340	SUBS	ext_W	ext	W
341	ADD	ext_X	ext	Χ
342	ADDS	ext_X	ext	X
343	SUB	ext_X	ext	Χ
344	SUBS	ext_X	ext	Χ
345	Add/subtract (with carry)			
346	ADC	W		W
347	ADCS	W		W
348	SBC	W		W
349	SBCS	W		W
350	ADC	X		Χ
351	ADCS	X		Χ
352	SBC	X		Χ
353	SBCS	X		Χ
354	Conditional compare (register)			
355	CCMN	W		W
356	CCMN	X		Χ
357	CCMP	W		W
358	CCMP	X		Χ
359	Conditional compare (immediate)			
360	CCMN	imm_W	imm	W
361	CCMN	imm_X	imm	Χ
362	CCMP	imm_W	imm	W
363	CCMP	imm_X	imm	Χ
364	Conditional select			
365	CSEL	W		W
366	CSINC	W		W
367	CSINV	W		W
368	CSNEG	W		W
369	CSEL	X		Χ
370	CSINC	X		Χ
371	CSINV	X		Χ
372	CSNEG	X		X
373	Data-processing (3 source)			
374	MADD	W		W
375	MADD	X		X

1 in_us	se Opcode	Extended Name	Specific	variant
376	SMADDL			
377	UMADDL			
378	MSUB	W		W
379	MSUB	X		X
380	SMSUBL			
381	UMSUBL			
382	SMULH			
383	UMULH			
384	Data-processing (2 source)			
385	CRC32X			
386	CRC32CX			
387	CRC32B			
388	CRC32CB			
389	CRC32H			
390	CRC32CH			
391	CRC32W			
392	CRC32CW			
393	UDIV	W		W
394	UDIV	X		Χ
395	SDIV	W		W
396	SDIV	X		Χ
397	LSLV	W		W
398	LSLV	X		Χ
399	LSRV	W		W
400	LSRV	X		Χ
401	ASRV	W		W
402	ASRV	X		Χ
403	RORV	W		W
404	RORV	X		Χ
405	Data-processing (1 source)			
406	RBIT	W		W
407	RBIT	X		Χ
408	CLZ	W		W
409	CLZ	X		Χ
410	CLS	W		W
411	CLS	X		Χ
412	REV	W		W
413	REV	X		Χ

1	in_use	Opcode	Extended Name	Specific	variant
414		REV16	W		W
415		REV16	X		X
416	// D-4-	REV32			
417		Processing – SIMD and floating p			
418		pating-point<->fixed-point conversions			
419		SCVTF	scalar_fixed_point_32_bit_to_single_pre		32_bit_to_sin
420		UCVTF	scalar_fixed_point_32_bit_to_single_pre-		32_bit_to_sin
421		FCVTZS	scalar_fixed_point_Single_precision_to_		Single_precis
422		FCVTZU	scalar_fixed_point_Single_precision_to_		Single_precisi
423		SCVTF	scalar_fixed_point_32_bit_to_double_pre		32_bit_to_doι
424		UCVTF	scalar_fixed_point_32_bit_to_double_pre		32_bit_to_doι
425		FCVTZS	scalar_fixed_point_Double_precision_to_		Double_precis
426		FCVTZU	scalar_fixed_point_Double_precision_to_	_scalar_fixed_point	Double_precis
427		SCVTF	scalar_fixed_point_64_bit_to_single_pre-	scalar_fixed_point	64_bit_to_sin
428		UCVTF	scalar_fixed_point_64_bit_to_single_pre-	scalar_fixed_point	64_bit_to_sin
429		FCVTZS	scalar_fixed_point_Single_precision_to_	scalar_fixed_point	Single_precisi
430		FCVTZU	scalar_fixed_point_Single_precision_to_	scalar_fixed_point	Single_precisi
431	<i>II</i>	SCVTF	scalar_fixed_point_64_bit_to_double_pre	scalar_fixed_point	64_bit_to_doι
432		UCVTF	scalar_fixed_point_64_bit_to_double_pre	scalar_fixed_point	64_bit_to_doι
433	<i>II</i>	FCVTZS	scalar_fixed_point_Double_precision_to_	scalar_fixed_point	Double_precis
434	<i>II</i>	FCVTZU	scalar_fixed_point_Double_precision_to_	scalar_fixed_point	Double_precis
435	// Flo	pating-point conditional compare			
436	<i>II</i>	FCCMP	Single_precision		Single_precisi
437	<i>II</i>	FCCMPE	Single_precision		Single_precisi
438	<i>II</i>	FCCMP	Double_precision		Double_precis
439	<i>II</i>	FCCMPE	Double_precision		Double_precis
440	// Flo	pating-point data-processing (2 source)			
441	<i>II</i>	FMUL	scalar_Single_precision	scalar	Single_precisi
442	<i>II</i>	FDIV	scalar_Single_precision	scalar	Single_precisi
443	<i>II</i>	FADD	scalar_Single_precision	scalar	Single_precis
444	<i>II</i>	FSUB	scalar_Single_precision	scalar	Single_precisi
445	<i>II</i>	FMAX	scalar_Single_precision	scalar	Single_precisi
446	<i>II</i>	FMIN	scalar_Single_precision	scalar	Single_precisi
447	//	FMAXNM	scalar_Single_precision	scalar	Single_precisi
					.

1	in_use	Opcode	Extended Name	Specific	variant
448	<i>II</i>	FMINNM	scalar_Single_precision	scalar	Single_precisi
449	<i>II</i>	FNMUL	Single_precision		Single_precisi
450	<i>II</i>	FMUL	scalar_Double_precision	scalar	Double_precis
451	<i>II</i>	FDIV	scalar_Double_precision	scalar	Double_precis
452	<i>II</i>	FADD	scalar_Double_precision	scalar	Double_precis
453	<i>II</i>	FSUB	scalar_Double_precision	scalar	Double_precis
454	<i>II</i>	FMAX	scalar_Double_precision	scalar	Double_precis
455	<i>II</i>	FMIN	scalar_Double_precision	scalar	Double_precis
456	<i>II</i>	FMAXNM	scalar_Double_precision	scalar	Double_precis
457	<i>II</i>	FMINNM	scalar_Double_precision	scalar	Double_precis
458	<i>II</i>	FNMUL	Double_precision		Double_precis
459	// Flo	pating-point conditional select			
460	<i>II</i>	FCSEL	Single_precision		Single_precisi
461	<i>II</i>	FCSEL	Double_precision		Double_precis
462	// Flo	pating-point immediate			
463	<i>II</i>	FMOV	scalar_immediate_Single_precision	scalar_immediate	Single_precisi
464	<i>II</i>	FMOV	scalar_immediate_Double_precision	scalar_immediate	Double_precis
465	// Flo	oating-point compare			
466	<i>II</i>	FCMP	Single_precision		Single_precisi
467	<i>II</i>	FCMP	Single_precision_zero		Single_precisi
468	<i>II</i>	FCMPE	Single_precision		Single_precisi
469	<i>II</i>	FCMPE	Single_precision_zero		Single_precisi
470	<i>II</i>	FCMP	Double_precision		Double_precis
471	<i>II</i>	FCMP	Double_precision_zero		Double_precis
472	<i>II</i>	FCMPE	Double_precision		Double_precis
473	<i>II</i>	FCMPE	Double_precision_zero		Double_precis
474	// Flo	pating-point data-processing (1 source)			
475	<i>II</i>	FMOV	register_Single_precision	register	Single_precisi
476	<i>II</i>	FABS	scalar_Single_precision	scalar	Single_precisi
477	<i>II</i>	FNEG	scalar_Single_precision	scalar	Single_precisi
478	<i>II</i>	FSQRT	scalar_Single_precision	scalar	Single_precisi
479	<i>II</i>	FCVT	Single_precision_to_double_precision		Single_precisi
480	<i>II</i>	FCVT	Single_precision_to_half_precision		Single_precisi
481	<i>II</i>	FRINTN	scalar_Single_precision	scalar	Single_precis

1 in_use	Opcode	Extended Name	Specific	variant
482 	FRINTP	scalar_Single_precision	scalar	Single_precis
483 <i> </i>	FRINTM	scalar_Single_precision	scalar	Single_precis
484 //	FRINTZ	scalar_Single_precision	scalar	Single_precis
485 //	FRINTA	scalar_Single_precision	scalar	Single_precis
486 //	FRINTX	scalar_Single_precision	scalar	Single_precis
487 //	FRINTI	scalar_Single_precision	scalar	Single_precisi
488 //	FMOV	register_Double_precision	register	Double_precis
489 //	FABS	scalar_Double_precision	scalar	Double_precis
490 //	FNEG	scalar_Double_precision	scalar	Double_precis
491 //	FSQRT	scalar_Double_precision	scalar	Double_precis
492 //	FCVT	Double_precision_to_single_precision		Double_precis
493 //	FCVT	Double_precision_to_half_precision		Double_precis
494 //	FRINTN	scalar_Double_precision	scalar	Double_precis
495 //	FRINTP	scalar_Double_precision	scalar	Double_precis
496 //	FRINTM	scalar_Double_precision	scalar	Double_precis
497 //	FRINTZ	scalar_Double_precision	scalar	Double_precis
498 //	FRINTA	scalar_Double_precision	scalar	Double_precis
499 //	FRINTX	scalar_Double_precision	scalar	Double_precis
500 //	FRINTI	scalar_Double_precision	scalar	Double_precis
501 //	FCVT	Half_precision_to_single_precision		Half_precisior
502 //	FCVT	Half_precision_to_double_precision		Half_precisior
	loating-point<->integer conversions			
504 //	FCVTNS	scalar_Single_precision_to_32_bit	scalar	Single_precis
505 //	FCVTNU	scalar_Single_precision_to_32_bit	scalar	Single_precis
506 //	SCVTF	scalar_integer_32_bit_to_single_precisi	o scalar_integer	32_bit_to_sin
507 //	UCVTF	scalar_integer_32_bit_to_single_precisi		32_bit_to_sin
508 //	FCVTAS	scalar_Single_precision_to_32_bit	scalar	Single_precis
509 //	FCVTAU	scalar_Single_precision_to_32_bit	scalar	Single_precis
510 //	FMOV	general_Single_precision_to_32_bit	general	Single_precisi
511 //	FMOV	general_32_bit_to_single_precision	general	32_bit_to_sin
512 //	FCVTPS	scalar_Single_precision_to_32_bit	scalar	Single_precis
513 //	FCVTPU	scalar_Single_precision_to_32_bit	scalar	Single_precis
514 //	FCVTMS	scalar_Single_precision_to_32_bit	scalar	Single_precis
515 //	FCVTMU	scalar_Single_precision_to_32_bit	scalar	Single_precis

1 in_use	Opcode	Extended Name	Specific	variant
516 //	FCVTZS	scalar_integer_Single_precision_to_32_	t scalar_integer	Single_precis
517 //	FCVTZU	scalar_integer_Single_precision_to_32_	t scalar_integer	Single_precis
518 //	FCVTNS	scalar_Double_precision_to_32_bit	scalar	Double_precis
519 //	FCVTNU	scalar_Double_precision_to_32_bit	scalar	Double_precis
₅₂₀ //	SCVTF	scalar_integer_32_bit_to_double_precis	i scalar_integer	32_bit_to_doι
521 //	UCVTF	scalar_integer_32_bit_to_double_precis	i scalar_integer	32_bit_to_doι
522 //	FCVTAS	scalar_Double_precision_to_32_bit	scalar	Double_precis
523 //	FCVTAU	scalar_Double_precision_to_32_bit	scalar	Double_precis
524 //	FCVTPS	scalar_Double_precision_to_32_bit	scalar	Double_precis
525 //	FCVTPU	scalar_Double_precision_to_32_bit	scalar	Double_precis
526 //	FCVTMS	scalar_Double_precision_to_32_bit	scalar	Double_precis
527 //	FCVTMU	scalar_Double_precision_to_32_bit	scalar	Double_precis
528 //	FCVTZS	scalar_integer_Double_precision_to_32	_ scalar_integer	Double_precis
529 //	FCVTZU	scalar_integer_Double_precision_to_32	_ scalar_integer	Double_precis
530 //	FCVTNS	scalar_Single_precision_to_64_bit	scalar	Single_precis
531 //	FCVTNU	scalar_Single_precision_to_64_bit	scalar	Single_precis
532 //	SCVTF	scalar_integer_64_bit_to_single_precision	o scalar_integer	64_bit_to_sin
533 //	UCVTF	scalar_integer_64_bit_to_single_precision	o scalar_integer	64_bit_to_sin
534 //	FCVTAS	scalar_Single_precision_to_64_bit	scalar	Single_precis
535 //	FCVTAU	scalar_Single_precision_to_64_bit	scalar	Single_precis
536 //	FCVTPS	scalar_Single_precision_to_64_bit	scalar	Single_precis
537 //	FCVTPU	scalar_Single_precision_to_64_bit	scalar	Single_precis
538 //	FCVTMS	scalar_Single_precision_to_64_bit	scalar	Single_precis
539 //	FCVTMU	scalar_Single_precision_to_64_bit	scalar	Single_precis
540 //	FCVTZS	scalar_integer_Single_precision_to_64_	t scalar_integer	Single_precis
541 //	FCVTZU	scalar_integer_Single_precision_to_64_	t scalar_integer	Single_precis
542 //	FCVTNS	scalar_Double_precision_to_64_bit	scalar	Double_precis
543 //	FCVTNU	scalar_Double_precision_to_64_bit	scalar	Double_precis
544 //	SCVTF	scalar_integer_64_bit_to_double_precis	i scalar_integer	64_bit_to_doι
545 //	UCVTF	scalar_integer_64_bit_to_double_precis	i scalar_integer	64_bit_to_doι
546 //	FCVTAS	scalar_Double_precision_to_64_bit	scalar	Double_precis
547 //	FCVTAU	scalar_Double_precision_to_64_bit	scalar	Double_precis
548 //	FMOV	general_Double_precision_to_64_bit	general	Double_precis
549 //	FMOV	general_64_bit_to_double_precision	general	64_bit_to_doι

1	in_use	Opcode	Extended Name	Specific	variant
550	<i>II</i>	FCVTPS	scalar_Double_precision_to_64_bit	scalar	Double_precis
551	//	FCVTPU	scalar_Double_precision_to_64_bit	scalar	Double_precis
552	//	FCVTMS	scalar_Double_precision_to_64_bit	scalar	Double_precis
553	//	FCVTMU	scalar_Double_precision_to_64_bit	scalar	Double_precis
554	//	FCVTZS	scalar_integer_Double_precision_to_64_	scalar_integer	Double_precis
555	<i>II</i>	FCVTZU	scalar_integer_Double_precision_to_64_	scalar_integer	Double_precis
556	//	FMOV	general_Top_half_of_128_bit_to_64_bit	general	Top_half_of_ [']
557	//	FMOV	general_64_bit_to_top_half_of_128_bit	general	64_bit_to_top
558		ating-point data-processing (3 source)			
559	<i>II</i>	FMADD	Single_precision		Single_precisi
560	<i>II</i>	FMSUB	Single_precision		Single_precisi
561		FNMADD	Single_precision		Single_precisi
562		FNMSUB	Single_precision		Single_precisi
563	<i>II</i>	FMADD	Double_precision		Double_precis
564	<i>II</i>	FMSUB	Double_precision		Double_precis
565	<i>II</i>	FNMADD	Double_precision		Double_precis
566	<i>II</i>	FNMSUB	Double_precision		Double_precis
567	// Ad	vSIMD scalar three same			
568	<i>II</i>	SQADD	Scalar		Scalar
569		SQSUB	Scalar		Scalar
570	<i>II</i>	CMGT	register_Scalar	register	Scalar
571	<i>II</i>	CMGE	register_Scalar	register	Scalar
572		SSHL	Scalar		Scalar
573	<i>II</i>	SQSHL	register_Scalar	register	Scalar
574	<i>II</i>	SRSHL	Scalar		Scalar
575	<i>II</i>	SQRSHL	Scalar		Scalar
576	<i>II</i>	ADD	vector_Scalar	vector	Scalar
577	<i>II</i>	CMTST	Scalar		Scalar
578	<i>II</i>	SQDMULH	vector_Scalar	vector	Scalar
579		FMULX	Scalar		Scalar
580		FCMEQ	register_Scalar	register	Scalar
581	<i>II</i>	FRECPS	Scalar		Scalar
582		FRSQRTS	Scalar		Scalar
583	<i>II</i>	UQADD	Scalar		Scalar

1	in_use	Opcode	Extended Name	Specific	variant
584	<i>II</i>	UQSUB	Scalar		Scalar
585	<i>II</i>	CMHI	register_Scalar	register	Scalar
586	<i>II</i>	CMHS	register_Scalar	register	Scalar
587	<i>II</i>	USHL	Scalar		Scalar
588	<i>II</i>	UQSHL	register_Scalar	register	Scalar
589	<i>II</i>	URSHL	Scalar		Scalar
590	<i>II</i>	UQRSHL	Scalar		Scalar
591	<i>II</i>	SUB	vector_Scalar	vector	Scalar
592	<i>II</i>	CMEQ	register_Scalar	register	Scalar
593	<i>II</i>	SQRDMULH	vector_Scalar	vector	Scalar
594	<i>II</i>	FCMGE	register_Scalar	register	Scalar
595	<i>II</i>	FACGE	Scalar		Scalar
596	<i>II</i>	FABD	Scalar		Scalar
597	<i>II</i>	FCMGT	register_Scalar	register	Scalar
598	<i>II</i>	FACGT	Scalar		Scalar
599	// Ad	lvSIMD scalar three different			
600	<i>II</i>	SQDMLAL	vector_Scalar	vector	Scalar
601	<i>II</i>	SQDMLAL2	vector_Scalar	vector	Scalar
602	<i>II</i>	SQDMLSL	vector_Scalar	vector	Scalar
603	<i>II</i>	SQDMLSL2	vector_Scalar	vector	Scalar
604	<i>II</i>	SQDMULL	vector_Scalar	vector	Scalar
605		SQDMULL2	vector_Scalar	vector	Scalar
606		lvSIMD scalar two-reg misc			
607		SUQADD	Scalar		Scalar
608		SQABS	Scalar		Scalar
609	<i>II</i>	CMGT	zero_Scalar	zero	Scalar
610	<i>II</i>	CMEQ	zero_Scalar	zero	Scalar
611		CMLT	zero_Scalar	zero	Scalar
612		ABS	Scalar		Scalar
613		SQXTN	Scalar		Scalar
614		SQXTN2	Scalar		Scalar
615		FCVTNS	vector_Scalar	vector	Scalar
616		FCVTMS	vector_Scalar	vector	Scalar
617	<i>II</i>	FCVTAS	vector_Scalar	vector	Scalar

1 in_us	e Opcode	Extended Name	Specific	variant
618 //	SCVTF	vector_integer_Scalar	vector_integer	Scalar
619 //	FCMGT	zero_Scalar	zero	Scalar
620 //	FCMEQ	zero_Scalar	zero	Scalar
621 //	FCMLT	zero_Scalar	zero	Scalar
622 //	FCVTPS	vector_Scalar	vector	Scalar
623 //	FCVTZS	vector_integer_Scalar	vector_integer	Scalar
624 //	FRECPE	Scalar		Scalar
625 //	FRECPX			
626 //	USQADD	Scalar		Scalar
627 //	SQNEG	Scalar		Scalar
628 //	CMGE	zero_Scalar	zero	Scalar
629 //	CMLE	zero_Scalar	zero	Scalar
630 //	NEG	vector_Scalar	vector	Scalar
631 //	SQXTUN	Scalar		Scalar
632 //	SQXTUN2	Scalar		Scalar
633 //	UQXTN	Scalar		Scalar
634 //	UQXTN2	Scalar		Scalar
635 //	FCVTXN	Scalar		Scalar
636 //	FCVTXN2	Scalar		Scalar
637 //	FCVTNU	vector_Scalar	vector	Scalar
638 //	FCVTMU	vector_Scalar	vector	Scalar
639 //	FCVTAU	vector_Scalar	vector	Scalar
640 //	UCVTF	vector_integer_Scalar	vector_integer	Scalar
641 //	FCMGE	zero_Scalar	zero	Scalar
642 //	FCMLE	zero_Scalar	zero	Scalar
643 //	FCVTPU	vector_Scalar	vector	Scalar
644 //	FCVTZU	vector_integer_Scalar	vector_integer	Scalar
645 //	FRSQRTE	Scalar		Scalar
	AdvSIMD scalar pairwise			
647 //	ADDP	scalar	scalar	
648 //	FMAXNMP	scalar	scalar	
649 //	FADDP	scalar	scalar	
650 //	FMAXP	scalar	scalar	
651 //	FMINNMP	scalar	scalar	

1 in_u	se Opcode	Extended Name	Specific	variant
652 //	FMINP	scalar	scalar	
653 //	AdvSIMD scalar copy			
654 //	DUP	element_Scalar	element	Scalar
655 //	AdvSIMD scalar x indexed element			
656 //	SQDMLAL	by_element_Scalar	by_element	Scalar
657 //	SQDMLAL2	by_element_Scalar	by_element	Scalar
658 //	SQDMLSL	by_element_Scalar	by_element	Scalar
659 //	SQDMLSL2	by_element_Scalar	by_element	Scalar
660 <i>II</i>	SQDMULL	by_element_Scalar	by_element	Scalar
661 <i> </i>	SQDMULL2	by_element_Scalar	by_element	Scalar
662 <i> </i>	SQDMULH	by_element_Scalar	by_element	Scalar
663 <i> </i>	SQRDMULH	by_element_Scalar	by_element	Scalar
664 <i>11</i>	FMLA	by_element_Scalar	by_element	Scalar
665 <i> </i>	FMLS	by_element_Scalar	by_element	Scalar
666 <i>11</i>	FMUL	by_element_Scalar	by_element	Scalar
667 //	FMULX	by_element_Scalar	by_element	Scalar
668 <i>11</i>	AdvSIMD scalar shift by immediate			
669 <i> </i>	SSHR	Scalar		Scalar
670 //	SSRA	Scalar		Scalar
671 //	SRSHR	Scalar		Scalar
672 	SRSRA	Scalar		Scalar
673 //	SHL	Scalar		Scalar
674 	SQSHL	immediate_Scalar	immediate	Scalar
675 //	SQSHRN	Scalar		Scalar
676 //	SQSHRN2	Scalar		Scalar
677 	SQRSHRN	Scalar		Scalar
678 //	SQRSHRN2	Scalar		Scalar
679 //	SCVTF	vector_fixed_point_Scalar	vector_fixed_point	Scalar
680 <i> </i>	FCVTZS	vector_fixed_point_Scalar	vector_fixed_point	Scalar
681 //	USHR	Scalar		Scalar
682 //	USRA	Scalar		Scalar
683 <i> </i>	URSHR	Scalar		Scalar
684 //	URSRA	Scalar		Scalar
685 //	SRI	Scalar		Scalar

1 in_u	se Opcode	Extended Name	Specific	variant
686 <i>II</i> _	SLI	Scalar	•	Scalar
687 //	SQSHLU	Scalar		Scalar
688 <i>II</i>	UQSHL	immediate_Scalar	immediate	Scalar
689 <i> </i>	SQSHRUN	Scalar		Scalar
690 <i> </i>	SQSHRUN2	Scalar		Scalar
691 //	SQRSHRUN	Scalar		Scalar
692 //	SQRSHRUN2	Scalar		Scalar
693 //	UQSHRN	Scalar		Scalar
694 //	UQRSHRN	Scalar		Scalar
695 //	UQRSHRN2	Scalar		Scalar
696 //	UCVTF	vector_fixed_point_Scalar	vector_fixed_point	Scalar
697 //	FCVTZU	vector_fixed_point_Scalar	vector_fixed_point	Scalar
698 <i> </i>	Crypto three-reg SHA			
699 //	SHA1C			
700 //	SHA1P			
701 //	SHA1M			
702 //	SHA1SU0			
703 //	SHA256H			
704 //	SHA256H2			
705 //	SHA256SU1			
706 //	Crypto two-reg SHA			
707 //	SHA1H			
708 //	SHA1SU1			
709 //	SHA256SU0			
710 //	Crypto AES			
711 //	AESE			
712 //	AESD			
713 //	AESMC			
714 //	AESIMC			
715 //	AdvSIMD three same			
716 //	SHADD			
717 //	SQADD	Vector		Vector
718 //	SRHADD			
719 //	SHSUB			

1 in_use	Opcode	Extended Name	Specific	variant
720 //	SQSUB	Vector		Vector
721 //	CMGT	register_Vector	register	Vector
722 	CMGE	register_Vector	register	Vector
723 	SSHL Vector			
724 	SQSHL	register_Vector	register	Vector
725 //	SRSHL	Vector		Vector
726 //	SQRSHL	Vector		Vector
727 	SMAX			
728 	SMIN			
729 //	SABD			
730 //	SABA			
731 //	ADD	vector_Vector	vector	Vector
732 //	CMTST	Vector		Vector
733 //	MLA	vector	vector	
734 //	MUL	vector	vector	
735 //	SMAXP			
736 //	SMINP			
737 //	SQDMULH	vector_Vector	vector	Vector
738 //	ADDP	vector	vector	
739 //	FMAXNM	vector	vector	
740 //	FMLA	vector	vector	
741 //	FADD	vector	vector	
742 	FMULX	Vector		Vector
743 //	FCMEQ	register_Vector	register	Vector
744 	FMAX	vector	vector	
745 //	FRECPS	Vector		Vector
746 //	AND	vector	vector	
747 	BIC	vector_register	vector_register	
748 //	FMINNM	vector	vector	
749 //	FMLS	vector	vector	
750 //	FSUB	vector	vector	
751 //	FMIN	vector	vector	
₇₅₂ //	FRSQRTS	Vector		Vector
753 //	ORR	vector_register	vector_register	

1 in_us	se Opcode	Extended Name	Specific	variant
754 	ORN	vector	vector	
755 	UHADD			
756 //	UQADD	Vector		Vector
757 	URHADD			
758 //	UHSUB			
759 //		Vector		Vector
760 //	СМНІ	register_Vector	register	Vector
761 //	CMHS	register_Vector	register	Vector
762 	USHL	Vector		Vector
763 <i> </i>	UQSHL	register_Vector	register	Vector
764 	URSHL	Vector		Vector
765 	UQRSHL	Vector		Vector
766 //	UMAX			
767 	UMIN			
768 <i> </i>	UABD			
769 //	UABA			
770 <i> </i>	SUB	vector_Vector	vector	Vector
771 <i> </i>	CMEQ	register_Vector	register	Vector
772 	MLS	vector	vector	
773 	PMUL			
774 	UMAXP			
775 	UMINP			
776 //	SQRDMULH	vector_Vector	vector	Vector
777 	FMAXNMP	vector	vector	
778 	FADDP	vector	vector	
779 //	FMUL	vector	vector	
780 <i> </i>	FCMGE	register_Vector	register	Vector
781 //	FACGE	Vector		Vector
782 	FMAXP	vector	vector	
783 <i> </i>	FDIV	vector	vector	
784 	EOR	vector	vector	
785 //	BSL			
786 //	FMINNMP	vector	vector	
787 	FABD	Vector		Vector

1		in_use	Opcode	Extended Name	Specific	variant
78	38	<i>II</i>	FCMGT	register_Vector	register	Vector
78	39	<i>II</i>	FACGT	Vector		Vector
79	90	<i>II</i>	FMINP	vector	vector	
79	91	<i>II</i>	BIT			
79	92	<i>II</i>	BIF			
79	93	// Ad	vSIMD three different			
79	94	<i>II</i>	SADDL			
79	95	<i>II</i>	SADDL2			
79	96	<i>II</i>	SADDW			
79	97	<i>II</i>	SADDW2			
79	98	<i>II</i>	SSUBL			
79	99	<i>II</i>	SSUBL2			
80	00	<i>II</i>	SSUBW			
80	01	<i>II</i>	SSUBW2			
80)2	<i>II</i>	ADDHN			
80	03	<i>II</i>	ADDHN2			
80)4	<i>II</i>	SABAL			
80)5	<i>II</i>	SABAL2			
80	06	<i>II</i>	SUBHN			
80	07	<i>II</i>	SUBHN2			
	80		SABDL			
)9		SABDL2			
8	10	<i>II</i>	SMLAL	vector	vector	
	11		SMLAL2	vector	vector	
8	12	<i>II</i>	SQDMLAL	vector_Vector	vector	Vector
8	13	<i>II</i>	SQDMLAL2	vector_Vector	vector	Vector
8	14	<i>II</i>	SMLSL	vector	vector	
8	15	<i>II</i>	SMLSL2	vector	vector	
8	16	<i>II</i>	SQDMLSL	vector_Vector	vector	Vector
8	17	<i>II</i>	SQDMLSL2	vector_Vector	vector	Vector
	18		SMULL	vector	vector	
	19		SMULL2	vector	vector	
	20		SQDMULL	vector_Vector	vector	Vector
82	21	//	SQDMULL2	vector_Vector	vector	Vector

1	in_use	Opcode	Extended Name	Specific	variant
822	<i>II</i>	PMULL			
823	<i>II</i>	PMULL2			
824	<i>II</i>	UADDL			
825	<i>II</i>	UADDL2			
826	<i>II</i>	UADDW			
827	<i>II</i>	UADDW2			
828	<i>II</i>	USUBL			
829	<i>II</i>	USUBL2			
830	<i>II</i>	USUBW			
831	<i>II</i>	USUBW2			
832		RADDHN			
833		RADDHN2			
834		UABAL			
835		UABAL2			
836		RSUBHN			
837	<i>II</i>	RSUBHN2			
838		UABDL			
839		UABDL2			
840		UMLAL	vector	vector	
841		UMLAL2	vector	vector	
842		UMLSL	vector	vector	
843		UMLSL2	vector	vector	
844		UMULL	vector	vector	
845		UMULL2	vector	vector	
846		vSIMD two-reg misc			
847		REV64			
848		REV16	vector	vector	
849		SADDLP			
850		SUQADD	Vector		Vector
851		CLS	vector	vector	
852		CNT			
853		SADALP			
854		SQABS	Vector		Vector
855	11	CMGT	zero_Vector	zero	Vector

1	in_use	Opcode	Extended Name	Specific	variant
856	s <i>II</i>	CMEQ	zero_Vector	zero	Vector
857	, II	CMLT	zero_Vector	zero	Vector
858	3 //	ABS	Vector		Vector
859) <i> </i>	XTN			
860) //	XTN2			
861	· <i>II</i>	SQXTN	Vector		Vector
862	<u> </u>	SQXTN2	Vector		Vector
863	3 //	FCVTN			
864	. <i> </i>	FCVTN2			
865	5 <i> </i>	FCVTL			
866	s <i>II</i>	FCVTL2			
867	, II	FRINTN	vector	vector	
868	3 //	FRINTM	vector	vector	
869) <i> </i>	FCVTNS	vector_Vector	vector	Vector
870) //	FCVTMS	vector_Vector	vector	Vector
871	· <i>II</i>	FCVTAS	vector_Vector	vector	Vector
872	<u> </u>	SCVTF	vector_integer_Vector	vector_integer	Vector
873	3 //	FCMGT	zero_Vector	zero	Vector
874	. <i>II</i>	FCMEQ	zero_Vector	zero	Vector
875	5 <i> </i>	FCMLT	zero_Vector	zero	Vector
876	s <i>II</i>	FABS	vector	vector	
877	, <i>II</i>	FRINTP	vector	vector	
	3 //	FRINTZ	vector	vector	
879) <i> </i>	FCVTPS	vector_Vector	vector	Vector
880) //	FCVTZS	vector_integer_Vector	vector_integer	Vector
881		URECPE			
882	2 //	FRECPE	Vector		Vector
883	3 //	REV32	vector	vector	
884	. <i>II</i>	UADDLP			
885	5 //	USQADD	Vector		Vector
886	s <i>II</i>	CLZ	vector	vector	
887	, II	UADALP			
888	3 //	SQNEG	Vector		Vector
889)	CMGE	zero_Vector	zero	Vector

1 in_us	se Opcode	Extended Name	Specific	variant
890 <i> </i>	CMLE	zero_Vector	zero	Vector
891 <i> </i>	NEG	vector_Vector	vector	Vector
892 <i> </i>	SQXTUN	Vector		Vector
893 <i> </i>	SQXTUN2	Vector		Vector
894 <i> </i>	SHLL			
895 <i> </i>	SHLL2			
896 <i>II</i>	UQXTN	Vector		Vector
897 	UQXTN2	Vector		Vector
898 <i>II</i>	FCVTXN	Vector		Vector
899 <i>II</i>	FCVTXN2	Vector		Vector
900 //	FRINTA	vector	vector	
901 //	FRINTX	vector	vector	
902 <i> </i>	FCVTNU	vector_Vector	vector	Vector
903 //	FCVTMU	vector_Vector	vector	Vector
904 //	FCVTAU	vector_Vector	vector	Vector
905 //	UCVTF	vector_integer_Vector	vector_integer	Vector
906 //	NOT			
907 //	RBIT	vector	vector	
908 //	FCMGE	zero_Vector	zero	Vector
909 //	FCMLE	zero_Vector	zero	Vector
910 <i> </i>	FNEG	vector	vector	
911 <i> </i>	FRINTI	vector	vector	
912 //	FCVTPU	vector_Vector	vector	Vector
913 //	FCVTZU	vector_integer_Vector	vector_integer	Vector
914 //	URSQRTE			
915 //	FRSQRTE	Vector		Vector
916 <i> </i>	FSQRT	vector	vector	
917 //	AdvSIMD across lanes			
918 <i> </i>	SADDLV			
919 <i> </i>	SMAXV			
920 <i> </i>	SMINV			
921 <i> </i>	ADDV			
922 <i> </i>	UADDLV			
923 //	UMAXV			

1	in_use	Opcode	Extended Name	Specific	variant
924	<i> </i>	UMINV		•	
925	<i>II</i>	FMAXNMV			
926	<i>II</i>	FMAXV			
927	<i>II</i>	FMINNMV			
928	<i>II</i>	FMINV			
929	// Ad	vSIMD copy			
930	<i>II</i>	DUP	element_Vector	element	Vector
931	<i>II</i>	DUP	general	general	
932	<i>II</i>	SMOV	32_bit		32_bit
933	<i>II</i>	UMOV	32_bit		32_bit
934	<i>II</i>	INS	general	general	
935	<i>II</i>	SMOV	64_bit		64_bit
936	<i>II</i>	UMOV	64_bit		64_bit
937	<i>II</i>	INS	element	element	
938		vSIMD vector x indexed element			
939		SMLAL	by_element	by_element	
940	<i>II</i>	SMLAL2	by_element	by_element	
941	<i>II</i>	SQDMLAL	by_element_Vector	by_element	Vector
942		SQDMLAL2	by_element_Vector	by_element	Vector
943		SMLSL	by_element	by_element	
944		SMLSL2	by_element	by_element	
945		SQDMLSL	by_element_Vector	by_element	Vector
946		SQDMLSL2	by_element_Vector	by_element	Vector
947		MUL	by_element	by_element	
948		SMULL	by_element	by_element	
949		SMULL2	by_element	by_element	
950		SQDMULL	by_element_Vector	by_element	Vector
951		SQDMULL2	by_element_Vector	by_element	Vector
952		SQDMULH	by_element_Vector	by_element	Vector
953		SQRDMULH	by_element_Vector	by_element	Vector
954		FMLA	by_element_Vector	by_element	Vector
955		FMLS	by_element_Vector	by_element	Vector
956		FMUL	by_element_Vector	by_element	Vector
957	11	MLA	by_element	by_element	

1 in_use	e Opcode	Extended Name	Specific	variant
958 //	UMLAL	by_element	by_element	
959 //	UMLAL2	by_element	by_element	
960 //	MLS	by_element	by_element	
961 //	UMLSL	by_element	by_element	
962 //	UMLSL2	by_element	by_element	
963 //	UMULL	by_element	by_element	
964 //	UMULL2	by_element	by_element	
965 //	FMULX	by_element_Vector	by_element	Vector
966 //	AdvSIMD modified immediate			
967 //	MOVI	32_bit_shifted_immediate		32_bit_shifted
968 //	ORR	vector_immediate_32_bit	vector_immediate	32_bit
969 //	MOVI	16_bit_shifted_immediate		16_bit_shifted
970 //	ORR	vector_immediate_16_bit	vector_immediate	16_bit
971 //	MOVI	32_bit_shifting_ones		32_bit_shifting
972 //	MOVI	8_bit		8_bit
973 //	FMOV	vector_immediate_Single_precision	vector_immediate	Single_precisi
974 //	MVNI	32_bit_shifted_immediate		32_bit_shifted
975 //	BIC	vector_immediate_32_bit	vector_immediate	32_bit
976 //	MVNI	16_bit_shifted_immediate		16_bit_shifted
977 //	BIC	vector_immediate_16_bit	vector_immediate	16_bit
978 //	MVNI	32_bit_shifting_ones		32_bit_shifting
979 //	MOVI	64_bit_scalar		64_bit_scalar
980 //	MOVI	64_bit_vector		64_bit_vector
981 //	FMOV	vector_immediate_Double_precision	vector_immediate	Double_precis
982 //	AdvSIMD shift by immediate			
983 //	SSHR	Vector		Vector
984 //	SSRA	Vector		Vector
985 //	SRSHR	Vector		Vector
986 //	SRSRA	Vector		Vector
987 //	SHL	Vector		Vector
988 //	SQSHL	immediate_Vector	immediate	Vector
989 //	SHRN			
990 //	SHRN2			
991 //	RSHRN			

1 in_use	Opcode	Extended Name	Specific	variant
992 //	RSHRN2			
993 //	SQSHRN	Vector		Vector
994 //	SQSHRN2	Vector		Vector
995 //	SQRSHRN	Vector		Vector
996 //	SQRSHRN2	Vector		Vector
997 //	SSHLL			
998 //	SSHLL2			
999 //	SCVTF	vector_fixed_point_Vector	vector_fixed_point	Vector
100(//	FCVTZS	vector_fixed_point_Vector	vector_fixed_point	Vector
1001 //	USHR	Vector		Vector
1002 //	USRA	Vector		Vector
1003 //	URSHR	Vector		Vector
₁₀₀₄ //	URSRA	Vector		Vector
1005 //	SRI	Vector		Vector
100€ //	SLI	Vector		Vector
1007 //	SQSHLU	Vector		Vector
1008 //	UQSHL	immediate_Vector	immediate	Vector
1009 //	SQSHRUN	Vector		Vector
101(//	SQSHRUN2	Vector		Vector
1011 //	SQRSHRUN	Vector		Vector
1012 //	SQRSHRUN2	Vector		Vector
1018 //	UQSHRN	Vector		Vector
1014 //	UQRSHRN	Vector		Vector
1015 //	UQRSHRN2	Vector		Vector
1016 //	USHLL			
1017 //	USHLL2			
1018 //	UCVTF	vector_fixed_point_Vector	vector_fixed_point	Vector
1019 //	FCVTZU	vector_fixed_point_Vector	vector_fixed_point	Vector
102(// A	dvSIMD TBL/TBX			
1021 //	TBL	Single_register_table		Single_registe
1022 //	TBX	Single_register_table		Single_registe
1023 //	TBL	Two_register_table		Two_register_
1024 //	TBX	Two_register_table		Two_register_
1025 //	TBL	Three_register_table		Three_registe

TBX	1	in_use	Opcode	Extended Name	Specific	variant
TBX	1026	<i>II</i>	TBX	Three_register_table		Three_registe
103¢	1027	<i>II</i>	TBL	Four_register_table		Four_register_
1031 TRN1 TRN1 TRN1 UZP2 TRN2 TRN2 TRN2 TRN2 TRN2 TRN2 TRN2 TRN2 TRN3 TRN4 TRN5	1028	<i>II</i>	TBX	Four_register_table		Four_register_
1031 TRN1 1032 ZIP1 1032 UZP2 1034 TRN2 1035 ZIP2 1036 AdvSIMD EXT 1037 EXT 1038 ST4 1047 ST4 1047 ST3 1047 ST3 1047 ST1 1048 ST1 1049 ST1 1049 ST1 1040 ST1 1040 ST1 1041 ST1 1041 ST1 1041 ST1 1042 ST1 1044 ST1 1045 ST2 1046 ST1 1047 ST1 1048 ST2 1049 ST2 1049 ST1 1049 ST	1029	// Ad	vSIMD ZIP/UZP/TRN			
103: // UZP2 103: // TRN2 103: // TRN2 103: // AdvSIMD EXT 103: // EXT 103: // EXT 103: // ST4 multiple_structures_No_offset multiple_structures No_offset 104: // ST3 multiple_structures_No_offset multiple_structures No_offset 104: // ST3 multiple_structures_No_offset multiple_structures No_offset 104: // ST1 multiple_structures_No_offset multiple_structures No_offset 104: // ST3 multiple_structures_No_offset multiple_structures No_offset 104: // ST1 multiple_structures_No_offset multiple_structures No_offset 104: // ST2 multiple_structures_No_offset multiple_structures No_offset 104: // ST1 multiple_structures_No_offset multiple_structures No_offset 104: // ST1 multiple_structures_No_offset multiple_structures No_offset 104: // LD4 multiple_structures_No_offset multiple_structures No_offset 104: // LD3 multiple_structures_No_offset multiple_structures No_offset 105: // LD1 multiple_structures_No_offset multiple_structures No_offset 105: // LD1 multiple_structures_No_offset multiple_structures No_offset 105: // LD2 multiple_structures_No_offset multiple_structures No_offset 105: // LD1 multiple_structures_No_offset multiple_structures No_offset 105: // LD1 multiple_structures_No_offset multiple_structures No_offset 105: // ST4 multiple_structures_Register_offset multiple_structures Four_register 105: // ST3 multiple_structures_Register_offset multiple_structures Register_offset 105: // S	1030	<i>II</i>	UZP1			
1032	1031	<i>II</i>	TRN1			
TRN2 ZIP2 1038	1032	<i>II</i>	ZIP1			
Toolar AdvSIMD EXT	1033	II .	UZP2			
AdvSIMD EXT EXT Loads and stores	1034	II .	TRN2			
EXT Loads and stores			ZIP2			
Loads and stores	1036	// Ad	vSIMD EXT			
1036						
104(// ST4multiple_structures_No_offsetmultiple_structuresNo_offset1041 // ST1multiple_structures_Four_registersmultiple_structuresFour_registers1042 // ST3multiple_structures_No_offsetmultiple_structuresNo_offset1044 // ST1multiple_structures_Three_registersmultiple_structuresThree_register1044 // ST1multiple_structures_One_registermultiple_structuresOne_register1044 // ST2multiple_structures_No_offsetmultiple_structuresNo_offset1046 // ST1multiple_structures_Two_registersmultiple_structuresTwo_registers1047 // LD4multiple_structures_No_offsetmultiple_structuresNo_offset1048 // LD1multiple_structures_No_offsetmultiple_structuresNo_offset1048 // LD2multiple_structures_No_offsetmultiple_structuresNo_offset1055 // LD1multiple_structures_Three_registersmultiple_structuresNo_offset1055 // LD2multiple_structures_Two_registersmultiple_structuresNo_offset1056 // ST4multiple_structures_Two_registersmultiple_structuresRegister_offset1056 // ST3multiple_structures_Register_offsetmultiple_structuresRegister_offset1057 // ST3multiple_structures_Register_offsetmultiple_structuresRegister_offset1058 // ST1multiple_structures_Three_registers_registerThree_register	1038	// Load	s and stores			
1041			vSIMD load/store multiple structures			
1042 // ST3 multiple_structures_No_offset multiple_structures No_offset 1043 // ST1 multiple_structures_Three_registers multiple_structures Three_register 1044 // ST1 multiple_structures_One_register multiple_structures One_register 1046 // ST2 multiple_structures_No_offset multiple_structures No_offset 1046 // ST1 multiple_structures_Two_registers multiple_structures No_offset 1047 // LD4 multiple_structures_No_offset multiple_structures No_offset 1048 // LD1 multiple_structures_Four_registers multiple_structures Four_registers 1048 // LD3 multiple_structures_No_offset multiple_structures No_offset 1056 // LD1 multiple_structures_Three_registers multiple_structures Three_register 1057 // LD2 multiple_structures_No_offset multiple_structures No_offset 1058 // LD1 multiple_structures_Two_registers multiple_structures Register_offset 1058 // ST4 multiple_structures_Register_offset multiple_structures Four_regi				multiple_structures_No_offset	multiple_structures	No_offset
1045				multiple_structures_Four_registers	multiple_structures	
multiple_structures_One_register multiple_structures One_register multiple_structures No_offset multiple_structures No_offset multiple_structures_No_offset multiple_structures No_offset multiple_structures_Two_registers multiple_structures No_offset multiple_structures_No_offset multiple_structures No_offset multiple_structures_No_offset multiple_structures No_offset multiple_structures_Four_registers multiple_structures No_offset multiple_structures_No_offset multiple_structures No_offset multiple_structures_No_offset multiple_structures No_offset multiple_structures_Three_register multiple_structures One_register multiple_structures No_offset multiple_structures No_offset multiple_structures_No_offset multiple_structures No_offset multiple_structures_No_offset multiple_structures No_offset multiple_structures No_offset multiple_structures No_offset multiple_structures Two_registers multiple_structures Register_offset multiple_structures Register_offset multiple_structures Register_offset multiple_structures Register_offset multiple_structures Register_offset multiple_structures Register_offset multiple_structures Register_offset multiple_structures Register_offset multiple_structures Register_offset multiple_structures Register_offset multiple_structures Register_offset multiple_structures Register_offset multiple_structures Register_offset multiple_structures Register_offset multiple_structures Register_offset multiple_structures Register_offset multiple_structures Register_offset multiple_structures Register_offset multiple_structures Register_offset multiple_structures Register_offset multiple_structures Register_offset multiple_structures Register_offset multiple_structures Register_offset Three_register Thr			ST3	multiple_structures_No_offset	multiple_structures	No_offset
multiple_structures_No_offset multiple_structures No_offset multiple_structures_Two_registers multiple_structures Two_registers multiple_structures_No_offset multiple_structures No_offset multiple_structures_No_offset multiple_structures No_offset multiple_structures_No_offset multiple_structures no_offset multiple_structures_Tour_registers multiple_structures multiple_structures_No_offset multiple_structures no_offset multiple_structures_No_offset multiple_structures no_offset multiple_structures_Three_registers multiple_structures multiple_structures_Three_register multiple_structures no_offset multiple_structures no_registers multiple_structures Register_offset multiple_structures nour_register: nour_register: nour_register: nour_register: multiple_structures nultiple_structures nultiple_stru	1043	II .	ST1	multiple_structures_Three_registers	multiple_structures	Three_registe
multiple_structures_Two_registers multiple_structures No_registers			ST1	multiple_structures_One_register	multiple_structures	One_register
multiple_structures_No_offset multiple_structures No_offset				multiple_structures_No_offset	multiple_structures	No_offset
multiple_structures Four_registers multiple_structures Four_registers multiple_structures LD3 multiple_structures_No_offset multiple_structures No_offset Mo_offset Mo_offset Mo_offset Mo_offset Mo_offset Mo_offset Mo_offset Mo_offset Three_register Mo_offset Mo_off				multiple_structures_Two_registers	multiple_structures	Two_registers
multiple_structures_No_offset multiple_structures No_offset multiple_structures				multiple_structures_No_offset	multiple_structures	No_offset
multiple_structures_Three_registers multiple_structures Three_register 1051				multiple_structures_Four_registers	multiple_structures	Four_register:
multiple_structures_One_register multiple_structures One_register LD2 multiple_structures_No_offset multiple_structures No_offset LD1 multiple_structures_Two_registers multiple_structures Mo_offset Two_registers Mo_offset Two_registers Two				multiple_structures_No_offset	multiple_structures	No_offset
nultiple_structures_No_offset multiple_structures No_offset multiple_structures LD1 multiple_structures_Two_registers multiple_structures AdvSIMD load/store multiple structures (pc ST4 multiple_structures_Register_offset multiple_structures Register_offset multiple_structures ST1 multiple_structures_Four_registers_regis multiple_structures multiple_structures Register_offset multiple_structures Four_registers multiple_structures Register_offset multiple_structures Register_offset multiple_structures Register_offset multiple_structures ST3 multiple_structures_Three_registers_regi multiple_structures Three_register					multiple_structures	Three_registe
LD1 multiple_structures_Two_registers multiple_structures Two_registers AdvSIMD load/store multiple structures (pc ST4 multiple_structures_Register_offset multiple_structures Register_offset multiple_structures Four_registers regis multiple_structures Four_registers ST1 multiple_structures_Register_offset multiple_structures Register_offset multiple_structures Register_offset multiple_structures Register_offset multiple_structures Three_registers Three_register.				multiple_structures_One_register	multiple_structures	
AdvSIMD load/store multiple structures (pc ST4 multiple_structures_Register_offset multiple_structures Register_offset ST1 multiple_structures_Four_registers_regis multiple_structures Four_registers Megister_offset multiple_structures Register_offset multiple_structures Register_offset ST3 multiple_structures_Register_offset multiple_structures Register_offset ST1 multiple_structures_Three_registers_regi multiple_structures Three_register				multiple_structures_No_offset	multiple_structures	No_offset
multiple_structures_Register_offset multiple_structures Register_offset multiple_structures Register_offset multiple_structures Four_registers Four_registers Four_registers multiple_structures Register_offset multiple_structures Register_offset multiple_structures Three_registers Three_register Three_registers Three_register Three_register Three_registers Three_register Three_registers Three_register Three_registers Three_register Three_			LD1	multiple_structures_Two_registers	multiple_structures	Two_registers
multiple_structures_Four_registers_regis multiple_structures ST1 multiple_structures_Four_registers_regis multiple_structures Register_offset multiple_structures_Three_registers_regi multiple_structures Three_register						
multiple_structures_Register_offset multiple_structures Register_offset multiple_structures Three_registers_regi multiple_structures Three_registers					· -	Register_offse
1056 // ST1 multiple_structures_Three_registers_regi multiple_structures Three_registe						
					· -	
1055 // ST1 multiple_structures_One_register_registe multiple_structures One_register_						
	1059	II	ST1	multiple_structures_One_register_registe	multiple_structures	One_register_

1 in	_use	Opcode	Extended Name	Specific	variant
106(//		ST2	multiple_structures_Register_offset	multiple_structures	Register_offse
1061 //		ST1	multiple_structures_Two_registers_regist	multiple_structures	Two_registers
1062 //		ST4	multiple_structures_Immediate_offset	multiple_structures	Immediate_of
1068		ST1	multiple_structures_Four_registers_imme	multiple_structures	Four_register:
1064 //		ST3	multiple_structures_Immediate_offset	multiple_structures	Immediate_of
106ŧ //		ST1	multiple_structures_Three_registers_imm	multiple_structures	Three_registe
106€ //		ST1	multiple_structures_One_register_immed	multiple_structures	One_register_
1067 //		ST2	multiple_structures_Immediate_offset	multiple_structures	Immediate_of
1068 //		ST1	multiple_structures_Two_registers_imme	multiple_structures	Two_registers
1069 //		LD4	multiple_structures_Register_offset	multiple_structures	Register_offse
107(//		LD1	multiple_structures_Four_registers_regis	multiple_structures	Four_register:
1071 //		LD3	multiple_structures_Register_offset	multiple_structures	Register_offse
1072 //		LD1	multiple_structures_Three_registers_regi	multiple_structures	Three_registe
1073 🖊		LD1	$multiple_structures_One_register_registe$		One_register_
1074 //		LD2	multiple_structures_Register_offset	multiple_structures	Register_offse
107ŧ //		LD1	multiple_structures_Two_registers_regist	multiple_structures	Two_registers
107€ //		LD4	multiple_structures_Immediate_offset	multiple_structures	Immediate_of
1077 //		LD1	multiple_structures_Four_registers_imme	multiple_structures	Four_register:
1078 //		LD3	multiple_structures_Immediate_offset	multiple_structures	Immediate_of
1079		LD1	multiple_structures_Three_registers_imm		Three_registe
108(//		LD1	multiple_structures_One_register_immed	multiple_structures	One_register_
1081 //		LD2	multiple_structures_Immediate_offset	multiple_structures	Immediate_of
1082		LD1	multiple_structures_Two_registers_imme	multiple_structures	Two_registers
1083 //	Ad	lvSIMD load/store single structure			
1084 //		ST1	single_structure_8_bit	single_structure	8_bit
1085 //		ST3	single_structure_8_bit	single_structure	8_bit
1086 //		ST1	single_structure_16_bit	single_structure	16_bit
1087 //		ST3	single_structure_16_bit	single_structure	16_bit
1088 //		ST1	single_structure_32_bit	single_structure	32_bit
1089		ST1	single_structure_64_bit	single_structure	64_bit
109(//		ST3	single_structure_32_bit	single_structure	32_bit
1091//		ST3	single_structure_64_bit	single_structure	64_bit
1092 //		ST2	single_structure_8_bit	single_structure	8_bit
1093 //		ST4	single_structure_8_bit	single_structure	8_bit

1 in_use	e Opcode	Extended Name	Specific	variant
1094 //	ST2	single_structure_16_bit	single_structure	16_bit
109ŧ //	ST4	single_structure_16_bit	single_structure	16_bit
1096 //	ST2	single_structure_32_bit	single_structure	32_bit
1097 //	ST2	single_structure_64_bit	single_structure	64_bit
1098 //	ST4	single_structure_32_bit	single_structure	32_bit
1099 //	ST4	single_structure_64_bit	single_structure	64_bit
110(//	LD1	single_structure_8_bit	single_structure	8_bit
1101 //	LD3	single_structure_8_bit	single_structure	8_bit
1102 //	LD1	single_structure_16_bit	single_structure	16_bit
1103 //	LD3	single_structure_16_bit	single_structure	16_bit
1104 //	LD1	single_structure_32_bit	single_structure	32_bit
1105 //	LD1	single_structure_64_bit	single_structure	64_bit
1106 //	LD3	single_structure_32_bit	single_structure	32_bit
1107 //	LD3	single_structure_64_bit	single_structure	64_bit
1108 //	LD1R	No_offset		No_offset
1109 //	LD3R	No_offset		No_offset
111(//	LD2	single_structure_8_bit	single_structure	8_bit
1111 //	LD4	single_structure_8_bit	single_structure	8_bit
1112 //	LD2	single_structure_16_bit	single_structure	16_bit
1118 //	LD4	single_structure_16_bit	single_structure	16_bit
1114 //	LD2	single_structure_32_bit	single_structure	32_bit
1115 //	LD2	single_structure_64_bit	single_structure	64_bit
1116 //	LD4	single_structure_32_bit	single_structure	32_bit
1117 //	LD4	single_structure_64_bit	single_structure	64_bit
1118 //	LD2R	No_offset		No_offset
1116 //	LD4R	No_offset		No_offset
	AdvSIMD load/store single structure (post			
1121 //	ST1	single_structure_8_bit_register_offset	single_structure	8_bit_register
1122 //	ST3	single_structure_8_bit_register_offset	single_structure	8_bit_register
1128	ST1	single_structure_16_bit_register_offset	single_structure	16_bit_regist€
1124 	ST3	single_structure_16_bit_register_offset	single_structure	16_bit_regist∈
1125	ST1	single_structure_32_bit_register_offset	single_structure	32_bit_regist€
1126	ST1	single_structure_64_bit_register_offset	single_structure	64_bit_regist€
1127 //	ST3	single_structure_32_bit_register_offset	single_structure	32_bit_regist€

1 in_use	Opcode	Extended Name	Specific	variant
1128 //	ST3	single_structure_64_bit_register_offset	single_structure	64_bit_regist€
1129 //	ST1	single_structure_8_bit_immediate_offset	single_structure	8_bit_immedia
113(//	ST3	single_structure_8_bit_immediate_offset	single_structure	8_bit_immedia
1131 <i> </i>	ST1	single_structure_16_bit_immediate_offse	single_structure	16_bit_immec
1132 <i> </i>	ST3	single_structure_16_bit_immediate_offse	single_structure	16_bit_immec
1138 <i> </i>	ST1	single_structure_32_bit_immediate_offse	single_structure	32_bit_immec
1134 //	ST1	single_structure_64_bit_immediate_offse	single_structure	64_bit_immec
1135 //	ST3	single_structure_32_bit_immediate_offse	single_structure	32_bit_immec
1136 //	ST3	single_structure_64_bit_immediate_offse	single_structure	64_bit_immec
1137 //	ST2	single_structure_8_bit_register_offset	single_structure	8_bit_register
1138 //	ST4	single_structure_8_bit_register_offset	single_structure	8_bit_register
1139 //	ST2	single_structure_16_bit_register_offset	single_structure	16_bit_regist€
114(//	ST4	single_structure_16_bit_register_offset	single_structure	16_bit_regist€
1141 <i> </i>	ST2	single_structure_32_bit_register_offset	single_structure	32_bit_regist€
1142 //	ST2	single_structure_64_bit_register_offset	single_structure	64_bit_regist€
1143 //	ST4	single_structure_32_bit_register_offset	single_structure	32_bit_regist€
1144 //	ST4	single_structure_64_bit_register_offset	single_structure	64_bit_regist€
1145 🖊	ST2	single_structure_8_bit_immediate_offset	single_structure	8_bit_immedia
1146 //	ST4	single_structure_8_bit_immediate_offset	single_structure	8_bit_immedia
1147 //	ST2	single_structure_16_bit_immediate_offse	single_structure	16_bit_immec
1148 //	ST4	single_structure_16_bit_immediate_offse	single_structure	16_bit_immec
1149 //	ST2	single_structure_32_bit_immediate_offse	single_structure	32_bit_immec
115(//	ST2	single_structure_64_bit_immediate_offse	single_structure	64_bit_immec
1151 //	ST4	single_structure_32_bit_immediate_offse	single_structure	32_bit_immec
1152 //	ST4	single_structure_64_bit_immediate_offse	single_structure	64_bit_immec
1153 //	LD1	single_structure_8_bit_register_offset	single_structure	8_bit_register
1154 //	LD3	single_structure_8_bit_register_offset	single_structure	8_bit_register
115ŧ //	LD1	single_structure_16_bit_register_offset	single_structure	16_bit_regist€
1156 //	LD3	single_structure_16_bit_register_offset	single_structure	16_bit_regist€
1157 //	LD1	single_structure_32_bit_register_offset	single_structure	32_bit_regist€
1158 //	LD1	single_structure_64_bit_register_offset	single_structure	64_bit_regist€
1159 //	LD3	single_structure_32_bit_register_offset	single_structure	32_bit_regist€
116(//	LD3	single_structure_64_bit_register_offset	single_structure	64_bit_regist€
1161 <i> </i>	LD1R	Register_offset		Register_offse

1 in_use	Opcode	Extended Name	Specific	variant
1162 //	LD3R	Register_offset	•	Register_offse
1163 //	LD1	single_structure_8_bit_immediate_offset	: single_structure	8_bit_immedia
1164 //	LD3	single_structure_8_bit_immediate_offset	single_structure	8_bit_immedia
116ŧ //	LD1	single_structure_16_bit_immediate_offse	single_structure	16_bit_immec
116€ //	LD3	single_structure_16_bit_immediate_offse	single_structure	16_bit_immec
1167 //	LD1	single_structure_32_bit_immediate_offse	single_structure	32_bit_immec
1168 //	LD1	single_structure_64_bit_immediate_offse	single_structure	64_bit_immec
1169 //	LD3	single_structure_32_bit_immediate_offse	single_structure	32_bit_immec
117(//	LD3	single_structure_64_bit_immediate_offse	single_structure	64_bit_immec
1171 //	LD1R	Immediate_offset		Immediate_of
1172 //	LD3R	Immediate_offset		Immediate_of
1178 //	LD2	single_structure_8_bit_register_offset	single_structure	8_bit_register
1174 //	LD4	single_structure_8_bit_register_offset	single_structure	8_bit_register
1175 //	LD2	single_structure_16_bit_register_offset	single_structure	16_bit_regist∈
1176 //	LD4	single_structure_16_bit_register_offset	single_structure	16_bit_regist∈
1177 //	LD2	single_structure_32_bit_register_offset	single_structure	32_bit_regist€
1178 //	LD2	single_structure_64_bit_register_offset	single_structure	64_bit_regist∈
117§ //	LD4	single_structure_32_bit_register_offset	single_structure	32_bit_regist€
118(//	LD4	single_structure_64_bit_register_offset	single_structure	64_bit_regist∈
1181 //	LD2R	Register_offset		Register_offse
1182 //	LD4R	Register_offset		Register_offse
1183 //	LD2	single_structure_8_bit_immediate_offset	single_structure	8_bit_immedia
1184 //	LD4	single_structure_8_bit_immediate_offset	single_structure	8_bit_immedia
1185 //	LD2	single_structure_16_bit_immediate_offse	single_structure	16_bit_immec
1186 //	LD4	single_structure_16_bit_immediate_offse	single_structure	16_bit_immec
1187 //	LD2	single_structure_32_bit_immediate_offse	single_structure	32_bit_immec
1188 //	LD2	single_structure_64_bit_immediate_offse	single_structure	64_bit_immec
1189 //	LD4	single_structure_32_bit_immediate_offse	single_structure	32_bit_immec
119(//	LD4	single_structure_64_bit_immediate_offse	single_structure	64_bit_immec
1191 //	LD2R	Immediate_offset		Immediate_of
1192 //	LD4R	Immediate_offset		Immediate_of

2 UNALLOCATED 0 0		
·	0 0 0	0
4 Branch, exception generation and syst 1 0 1		
5 Compare Branch (immediate) - 0 1 1 0 1 0 -		
6 CBZ 0 0 1 1 0 1 0 0		
7 CBNZ 0 0 1 1 0 1 0 1 8 CBZ 1 0 1 1 0 1 0 0		
8 CBZ 1 0 1 1 0 1 0 0 9 CBNZ 1 0 1 1 0 1 0 1		
10 Test bit & branch (immediate) b5 0 1 1 0 1 1 -	b40	
11 TBZ b5 0 1 1 0 1 1 0	b40	
12 TBNZ b5 0 1 1 0 1 1 1	b40	
13 Conditional branch (immediate) 0 1 0 1 0 -		
14 B_cond 0 1 0 1 0 1 0 0		
15 Exception generation 1 1 0 1 0 1 0 -		
16 // SVC 1 1 0 1 0 1 0 0 0	0 0	
17 // HVC 1 1 0 1 0 1 0 0 0	0 0	
18 // SMC 1 1 0 1 0 1 0 0 0	0 0	
19 BRK 1 1 0 1 0 1 0 0 0	0 1	
20 // HLT 1 0 1 0 1 0 0 0	1 0	
21 // DCPS1	0 1	
22 // DCPS2 1 1 0 1 0 1 0 1	0 1	
23 // DCPS3 1 1 0 1 0 1 0 0 1	0 1	
24 // System 1 1 0 1 0 1 0 1 0	0	-
25 // MSR 1 1 0 1 0 1 0 1 0	0 0	0
26 // HINT 1 1 0 1 0 1 0 1 0	0 0	0
27 // CLREX 1 1 0 1 0 1 0 1 0	0 0	0
28 // DSB 1 1 0 1 0 1 0 1 0	0 0	0
29 // DMB 1 1 0 1 0 1 0 1 0	0 0	0
	0 0	0
	0 0	
	0 0 1	_
	0 1 0	1
	0 1 1	_
35 Unconditional branch (register) 1 1 0 1 0 1 1 opt		1
· ·	0 0 1	1
37 BLR 1 1 0 1 0 1 1 0 0	0 1 1	1

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19
38		RET		1	1	0	1	0	1	1	0	0	1	0	1	1
39	//	ERET		1	1	0	1	0	1	1	0	1	0	0	1	1
40	//	DRPS		1	1	0	1	0	1	1	0	1	0	1	1	1
41	// Ur	nconditional branch (immediate)		-	0	0	1	0	1							
42	//	В		0	0	0	1	0	1							
43	//	BL		1	0	0	1	0	1							
44	Load	ds and stores						1		0						
45	Lo	oad/store exclusive		-	-	0	0	1	0	0	0	-	-	-		
46		STXRB		0	0	0	0	1	0	0	0	0	0	0		
47		STLXRB		0	0	0	0	1	0	0	0	0	0	0		
48		LDXRB		0	0	0	0	1	0	0	0	0	1	0		
49		LDAXRB		0	0	0	0	1	0	0	0	0	1	0		
50		STLRB		0	0	0	0	1	0	0	0	1	0	0		
51		LDARB		0	0	0	0	1	0	0	0	1	1	0		
52		STXRH		0	1	0	0	1	0	0	0	0	0	0		
53		STLXRH		0	1	0	0	1	0	0	0	0	0	0		
54		LDXRH		0	1	0	0	1	0	0	0	0	1	0		
55		LDAXRH		0	1	0	0	1	0	0	0	0	1	0		
56		STLRH		0	1	0	0	1	0	0	0	1	0	0		
57		LDARH		0	1	0	0	1	0	0	0	1	1	0		
58		STXR		1	0	0	0	1	0	0	0	0	0	0		
59		STLXR		1	0	0	0	1	0	0	0	0	0	0		
60		STXP		1	0	0	0	1	0	0	0	0	0	1		
61		STLXP		1	0	0	0	1	0	0	0	0	0	1		
62		LDXR		1	0	0	0	1	0	0	0	0	1	0		
63		LDAXR		1	0	0	0	1	0	0	0	0	1	0		
64		LDXP		1	0	0	0	1	0	0	0	0	1	1		
65		LDAXP		1	0	0	0	1	0	0	0	0	1	1		
66		STLR		1	0	0	0	1	0	0	0	1	0	0		
67		LDAR		1	0	0	0	1	0	0	0	1	1	0		
68		STXR		1	1	0	0	1	0	0	0	0	0	0		
69		STLXR		1	1	0	0	1	0	0	0	0	0	0		
70		STXP		1	1	0	0	1	0	0	0	0	0	1		
71		STLXP		1	1	0	0	1	0	0	0	0	0	1		
72		LDXR		1	1	0	0	1	0	0	0	0	1	0		
73		LDAXR		1	1	0	0	1	0	0	0	0	1	0		
74		LDXP		1	1	0	0	1	0	0	0	0	1	1		

1	in_use	Opcode			comments	31	30			27							20	19	
75		LDAXP				1	1	0	0	1	0	0	0	0	1	1			
76		STLR				1	1	0	0	1	0	0	0	1	0	0			
77		LDAR				1	1	0	0	1	0	0	0	1	1	0			
78	Lo	oad register ((literal)			-	-	0	1	1	-	0	0						
79		LDR				0	0	0	1	1	0	0	0						
80		LDR				0	0	0	1	1	1	0	0						
81		LDR				0	1	0	1	1	0	0	0						
82		LDR				0	1	0	1	1	1	0	0						
83		LDRSW				1	0	0	1	1	0	0	0						
84		LDR				1	0	0	1	1	1	0	0						
85		PRFM				1	1	0	1	1	0	0	0						
86	Lo	oad/store no-	-allocate pair (off	set)		-	-	1	0	1	-	0	0	0	-			iı	
87		STNP				0	0	1	0	1	0	0	0	0	0			İI	
88		LDNP				0	0	1	0	1	0	0	0	0	1			iı	
89		STNP				0	0	1	0	1	1	0	0	0	0			iı	
90		LDNP				0	0	1	0	1	1	0	0	0	1			iı	
91		STNP				0	1	1	0	1	1	0	0	0	0			iı	
92		LDNP				0	1	1	0	1	1	0	0	0	1			iı	
93		STNP				1	0	1	0	1	0	0	0	0	0			iı	
94		LDNP				1	0	1	0	1	0	0	0	0	1			iı	
		STNP				1	0	1	0	1	1	0	0	0	0			iı	
95		LDNP				1	0	1	0	1	1	0	0	0	1				
96 97	Lo		gister pair (post-ir	ndexed)		-	-	1	0	1	-	0	0	1	-			iı i ı	
98		STP	noter pair (post-ii	idexed		0	0	1	0	1	0	0	0	1	0			iı	
99		LDP				0	0	1	0	1	0	0	0	1	1			İI	
100		STP				0	0	1	0	1	1	0	0	1	0			İI	
101		LDP				0	0	1	0	1	1	0	0	1	1			İI	
102		LDPSW				0	1	1	0	1	0	0	0	1	1			İI	
103		STP				0	1	1	0	1	1	0	0	1	0			iI	
104		LDP				0	1	1	0	1	1	0	0	1	1			il	
105		STP				1	0	1	0	1	0	0	0	1	0			il :.	
106 107		LDP STP				1	0	1	0	1	0 1	0	0	1	1 0			iı iı	
107		LDP				1	0	1	0	1	1	0	0	1	1			iı	
100			gister pair (offset)			o O	-	1	0	1	v	0	1	0	Ĺ			iı	
.00			, , (51.561)			٠,		•	•	•	•	•	•	•	_			••	

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21 2	20 1	9
110		STP		0	0	1	0	1	0	0	1	0	0			İI
111		LDP		0	0	1	0	1	0	0	1	0	1			İI
112		STP		0	0	1	0	1	1	0	1	0	0			İI
113		LDP		0	0	1	0	1	1	0	1	0	1			İI
114		LDPSW		0	1	1	0	1	0	0	1	0	1			İI
115		STP		0	1	1	0	1	1	0	1	0	0			İì
116		LDP		0	1	1	0	1	1	0	1	0	1			İI
117		STP		1	0	1	0	1	0	0	1	0	0			İI
118		LDP		1	0	1	0	1	0	0	1	0	1			İI
119		STP		1	0	1	0	1	1	0	1	0	0			İI
120		LDP		1	0	1	0	1	1	0	1	0	1			İI
121	Lo		jister pair (pre-indexed)	O	рс	1	0	1	V	0	1	1	L			İI
122		STP		0	0	1	0	1	0	0	1	1	0			İI
123		LDP		0	0	1	0	1	0	0	1	1	1			İI
124		STP		0	0	1	0	1	1	0	1	1	0			İl
125		LDP		0	0	1	0	1	1	0	1	1	1			İI
126		LDPSW		0	1	1	0	1	0	0	1	1	1			İI
127		STP		0	1	1	0	1	1	0	1	1	0			İI
128		LDP		0	1	1	0	1	1	0	1	1	1			İI
129		STP		1	0	1	0	1	0	0	1	1	0			İI
130		LDP		1	0	1	0	1	0	0	1	1	1			İI
131		STP		1	0	1	0	1	1	0	1	1	0			İI
132		LDP		1	0	1	0	1	1	0	1	1	1			İI
133	Lo	_	jister (unscaled immediate)	si	ze	1	1	1	V	0	0	o		0		
134		STURB		0	0	1	1	1	0	0	0	0	0	0		
135		LDURB		0	0	1	1	1	0	0	0	0	1	0		
136		LDURSB		0	0	1	1	1	0	0	0	1	0	0		
137		LDURSB		0	0	1	1	1	0	0	0	1	1	0		
138		STUR		0	0	1	1	1	1	0	0	0	0	0		
139		LDUR		0	0	1	1	1	1	0	0	0	1	0		
140		STUR		0	0	1	1	1	1	0	0	1	0	0		
141		LDUR		0	0	1	1	1	1	0	0	1	1	0		
142		STURH		0	1	1	1	1	0	0	0	0	0	0		
143		LDURH		0	1	1	1	1	0	0	0	0	1	0		
144		LDURSH		0	1	1	1	1	0	0	0	1	0	0		
145		LDURSH		0	1	1	1	1	0	0	0	1	1	0		
146		STUR		0	1	1	1	1	1	0	0	0	0	0		
147		LDUR		0	1	1	1	1	1	0	0	0	1	0		

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21 2	20 19
148		STUR		1	0	1	1	1	0	0	0	0	0	0	
149		LDUR		1	0	1	1	1	0	0	0	0	1	0	
150		LDURSW		1	0	1	1	1	0	0	0	1	0	0	
151		STUR		1	0	1	1	1	1	0	0	0	0	0	
152		LDUR		1	0	1	1	1	1	0	0	0	1	0	
153		STUR		1	1	1	1	1	0	0	0	0	0	0	
154		LDUR		1	1	1	1	1	0	0	0	0	1	0	
155		PRFUM		1	1	1	1	1	0	0	0	1	0	0	
156		STUR		1	1	1	1	1	1	0	0	0	0	0	
157		LDUR		1	1	1	1	1	1	0	0	0	1	0	
158		ead/store register (immediate post-indexe			ze	1	1	1	٧	0	0	op		0	
159		STRB		0	0	1	1	1	0	0	0	0	0	0	
160		LDRB		0	0	1	1	1	0	0	0	0	1	0	
161		LDRSB		0	0	1	1	1	0	0	0	1	0	0	
162		LDRSB		0	0	1	1	1	0	0	0	1	1	0	
163		STR		0	0	1	1	1	1	0	0	0	0	0	
164		LDR		0	0	1	1	1	1	0	0	0	1	0	
165		STR		0	0	1	1	1	1	0	0	1	0	0	
166		LDR		0	0	1	1	1	1	0	0	1	1	0	
167		STRH		0	1	1	1	1	0	0	0	0	0	0	
168		LDRH		0	1	1	1	1	0	0	0	0	1	0	
169		LDRSH		0	1	1	1	1	0	0	0	1	0	0	
170		LDRSH		0	1	1	1	1	0	0	0	1	1	0	
171		STR		0	1	1	1	1	1	0	0	0	0	0	
172		LDR		0	1	1	1	1	1	0	0	0	1	0	
173		STR		1	0	1	1	1	0	0	0	0	0	0	
174		LDR		1	0	1	1	1	0	0	0	0	1	0	
175		LDRSW STR		1	0	1	1	1	0 1	0	0	1 0	0	0	
176		LDR		1	0	1	1	1	-	0	0			0	
177		STR		1	1	1	1	1	1 0	0	0	0	1 0	0	
178 179		LDR		1	1	1	1	1	0	0	0	0	1	0	
180		STR		1	1	1	1	1	1	0	0	0	0	0	
		LDR		1	1	1	1	1	1	0	0	0	1	0	
181 182		ead/store register (unprivileged)		-	ze	1	1	1	V	0	0	or 0	•	0	
183		STTRB		0	2 e 0	1	1	1	0	0	0	0	0	0	
184		LDTRB		0	0	1	1	1	0	0	0	0	1	0	
185		LDTRSB		0	0	1	1	1	0	0	0	1	0	0	
100		בטוועטט		U	U	- 1	- 1	- 1	U	U	U	ı	U	U	

1	in_use	•	comments	31	30	29	28	27	26	25	24	23	22	21 2	20 19
186		LDTRSB		0	0	1	1	1	0	0	0	1	1	0	
187		STTRH		0	1	1	1	1	0	0	0	0	0	0	
188		LDTRH		0	1	1	1	1	0	0	0	0	1	0	
189		LDTRSH		0	1	1	1	1	0	0	0	1	0	0	
190		LDTRSH		0	1	1	1	1	0	0	0	1	1	0	
191		STTR		1	0	1	1	1	0	0	0	0	0	0	
192		LDTR		1	0	1	1	1	0	0	0	0	1	0	
193		LDTRSW		1	0	1	1	1	0	0	0	1	0	0	
194		STTR		1	1	1	1	1	0	0	0	0	0	0	
195		LDTR		1	1	1	1	1	0	0	0	0	1	0	
196	Lo	ad/store register (immediate pre-indexed		si	ze	1	1	1	V	0	0	op		0	
197		STRB		0	0	1	1	1	0	0	0	0	0	0	
198		LDRB		0	0	1	1	1	0	0	0	0	1	0	
199		LDRSB		0	0	1	1	1	0	0	0	1	0	0	
200		LDRSB		0	0	1	1	1	0	0	0	1	1	0	
201		STR		0	0	1	1	1	1	0	0	0	0	0	
202		LDR		0	0	1	1	1	1	0	0	0	1	0	
203		STR		0	0	1	1	1	1	0	0	1	0	0	
204		LDR		0	0	1	1	1	1	0	0	1	1	0	
205		STRH		0	1	1	1	1	0	0	0	0	0	0	
206		LDRH		0	1	1	1	1	0	0	0	0	1	0	
207		LDRSH		0	1	1	1	1	0	0	0	1	0	0	
208		LDRSH		0	1	1	1	1	0	0	0	1	1	0	
209		STR		0	1	1	1	1	1	0	0	0	0	0	
210		LDR		0	1	1	1	1	1	0	0	0	1	0	
211		STR		1	0	1	1	1	0	0	0	0	0	0	
212		LDR		1	0	1	1	1	0	0	0	0	1	0	
213		LDRSW		1	0	1	1	1	0	0	0	1	0	0	
214		STR		1	0	1	1	1	1	0	0	0	0	0	
215		LDR		1	0	1	1	1	1	0	0	0	1	0	
216		STR		1	1	1	1	1	0	0	0	0	0	0	
217		LDR		1	1	1	1	1	0	0	0	0	1	0	
218		STR		1	1	1	1	1	1	0	0	0	0	0	
219	_	LDR		1	1	1	1	1	1	0	0	0	1	0	
220	Lo	ad/store register (register offset)		si		1	1	1	۷	0	0	ok		1	
221		STRB		0	0	1	1	1	0	0	0		0	1	
222		LDRB		0	0	1	1	1	0	0	0	0	1	1	
223		LDRSB		0	0	1	1	1	0	0	0	1	0	1	

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20 1	9
224		LDRSB		0	0	1	1	1	0	0	0	1	1	1		
225	;	STR		0	0	1	1	1	1	0	0	0	0	1		
226	;	LDR		0	0	1	1	1	1	0	0	0	1	1		
227	•	STR		0	0	1	1	1	1	0	0	1	0	1		
228	}	LDR		0	0	1	1	1	1	0	0	1	1	1		
229)	STRH		0	1	1	1	1	0	0	0	0	0	1		
230)	LDRH		0	1	1	1	1	0	0	0	0	1	1		
231		LDRSH		0	1	1	1	1	0	0	0	1	0	1		
232	!	LDRSH		0	1	1	1	1	0	0	0	1	1	1		
233		STR		0	1	1	1	1	1	0	0	0	0	1		
234		LDR		0	1	1	1	1	1	0	0	0	1	1		
235	;	STR		1	0	1	1	1	0	0	0	0	0	1		
236	i	LDR		1	0	1	1	1	0	0	0	0	1	1		
237	•	LDRSW		1	0	1	1	1	0	0	0	1	0	1		
238	}	STR		1	0	1	1	1	1	0	0	0	0	1		
239)	LDR		1	0	1	1	1	1	0	0	0	1	1		
240)	STR		1	1	1	1	1	0	0	0	0	0	1		
241		LDR		1	1	1	1	1	0	0	0	0	1	1		
243	1	STR		1	1	1	1	1	1	0	0	0	0	1		
244		LDR		1	1	1	1	1	1	0	0	0	1	1		
242		PRFM		1	1	1	1	1	0	0	0	1	0	1		
245		pad/store register (unsigned immediate)			ze	1	1	1	٧	0	1		ОС			
246		STRB		0	0	1	1	1	0	0	1	0	0			
247		LDRB		0	0	1	1	1	0	0	1	0	1			
248		LDRSB		0	0	1	1	1	0	0	1	1	0			
249		LDRSB		0	0	1	1	1	0	0	1	1	1			
250		STR		0	0	1	1	1	1	0	1	0	0			
251		LDR		0	0	1	1	1	1	0	1	0	1			
252		STR		0	0	1	1	1	1	0	1	1	0			
253		LDR		0	0	1	1	1	1	0	1	1	1			
254		STRH		0	1	1	1	1	0	0	1	0	0			
255		LDRH		0	1	1	1	1	0	0	1	0	1			
256		LDRSH		0	1	1	1	1	0	0	1	1	0			
257		LDRSH		0	1	1	1	1	0	0	1	1	1			
258		STR		0	1	1	1	1	1	0	1	0	0			
259		LDR		0	1	1	1	1	1	0	1	0	1			
260		STR		1	0	1	1	1	0	0	1	0	0			
261		LDR		1	0	1	1	1	0	0	1	0	1			

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19
262		LDRSW		1	0	1	1	1	0	0	1	1	0			
263		STR		1	0	1	1	1	1	0	1	0	0			
264		LDR		1	0	1	1	1	1	0	1	0	1			
265		STR		1	1	1	1	1	0	0	1	0	0			
266		LDR		1	1	1	1	1	0	0	1	0	1			
268		STR		1	1	1	1	1	1	0	1	0	0			
269		LDR		1	1	1	1	1	1	0	1	0	1			
267		PRFM		1	1	1	1	1	0	0	1	1	0			
270		processing – Immediate					1	0	0							
271	PC	C-rel. addressing		ор	im	mlo	1	0	0	0	0					
272		ADR		0	im	mlo	1	0	0	0	0					
273		ADRP		1		mlo	1	0	0	0	0					
274	Ac	dd/subtract (immediate)		sf	op	S	1	0	0	0	1	sh	ift			
275		ADD		0	0	0	1	0	0	0	1	-	-			
276		ADDS		0	0	1	1	0	0	0	1	-	-			
277		SUB		0	1	0	1	0	0	0	1	-	-			
278		SUBS		0	1	1	1	0	0	0	1	-	-			
279		ADD		1	0	0	1	0	0	0	1	-	-			
280		ADDS		1	0	1	1	0	0	0	1	-	-			
281		SUB		1	1	0	1	0	0	0	1	-	-			
282		SUBS		1	1	1	1	0	0	0	1	-	-			
283	Lo	gical (immediate)		sf	O	ОС	1	0	0	1	0	0	N			imı
284		AND		0	0	0	1	0	0	1	0	0	0			im
285		ORR		0	0	1	1	0	0	1	0	0	0			im
286		EOR		0	1	0	1	0	0	1	0	0	0			im
287		ANDS		0	1	1	1	0	0	1	0	0	0			im
288		AND		1	0	0	1	0	0	1	0	0	-			im
289		ORR		1	0	1	1	0	0	1	0	0	-			im
290		EOR		1	1	0	1	0	0	1	0	0	-			im
291		ANDS		1	1	1	1	0	0	1	0	0	-			im
292		ove wide (immediate)		sf	O		1	0	0	1	0	1	h	W		
293		MOVN		0	0	0	1	0	0	1	0	1	-	-		
294		MOVZ		0	1	0	1	0	0	1	0	1	-	-		
295		MOVK		0	1	1	1	0	0	1	0	1	-	-		
296		MOVN		1	0	0	1	0	0	1	0	1	-	-		
297		MOVZ		1	1	0	1	0	0	1	0	1	-	-		
298		MOVK		1	1	1	1	0	0	1	0	1	-	-		
299	Bit	tfield		sf	O	ЭС	1	0	0	1	1	0	N			imı

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21 20	19
300		SBFM		0	0	0	1	0	0	1	1	0	0		im
301		BFM		0	0	1	1	0	0	1	1	0	0		im
302		UBFM		0	1	0	1	0	0	1	1	0	0		im
303		SBFM		1	0	0	1	0	0	1	1	0	1		im
304		BFM		1	0	1	1	0	0	1	1	0	1		im
305		UBFM		1	1	0	1	0	0	1	1	0	1		im
306	Ex	tract		sf	op	21	1	0	0	1	1	1	N	00	
307		EXTR		0	0	0	1	0	0	1	1	1	0	0	
308		EXTR		1	0	0	1	0	0	1	1	1	1	0	
309	Data	Processing – register						1	0	1					
310	Lo	gical (shifted register)		sf	O	рС	0	1	0	1	0	sh		N	
311		AND		0	0	0	0	1	0	1	0	sh		0	
312		BIC		0	0	0	0	1	0	1	0	sh		1	
313		ORR		0	0	1	0	1	0	1	0	sh		0	
314		ORN		0	0	1	0	1	0	1	0	sh		1	
315		EOR		0	1	0	0	1	0	1	0	sh		0	
316		EON		0	1	0	0	1	0	1	0	sh		1	
317		ANDS		0	1	1	0	1	0	1	0	sh		0	
318		BICS		0	1	1	0	1	0	1	0	sh		1	
319		AND		1	0	0	0	1	0	1	0	sh		0	
320		BIC		1	0	0	0	1	0	1	0	sh		1	
321		ORR		1	0	1	0	1	0	1	0	sh		0	
322		ORN		1	0	1	0	1	0	1	0	sh		1	
323		EOR		1	1	0	0	1	0	1	0	sh		0	
324		EON		1	1	0	0	1	0	1	0	sh		1	
325		ANDS		1	1	1	0	1	0	1	0	sh		0	
326		BICS		1	1	1	0	1	0	1	0	sh		1	
327	Ad	ld/subtract (shifted register)		sf	op		0	1	0	1	1	sh		0	
328		ADD		0	0	0	0	1	0	1	1	-	-	0	
329		ADDS		0	0	1	0	1	0	1	1	-	-	0	
330		SUB		0	1	0	0	1	0	1	1	-	-	0	
331		SUBS		0	1	1	0	1	0	1	1	-	-	0	
332		ADD		1	0	0	0	1	0	1	1	-	-	0	
333		ADDS		1	0	1	0	1	0	1	1	-	-	0	
334		SUB		1	1	0	0	1	0	 a	 	-	-	0	
335	لد ۸	SUBS		1 of	1	1	0	1	0	1 4	1	-	-	0	
336	Ad	Id/subtract (extended register)		sf	op		0	1	0	1	1	ol		1	
337		ADD		0	0	0	0	1	0	1	1	0	0	1	

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20 1	9
338		ADDS		0	0	1	0	1	0	1	1	0	0	1		
339		SUB		0	1	0	0	1	0	1	1	0	0	1		
340		SUBS		0	1	1	0	1	0	1	1	0	0	1		
341		ADD		1	0	0	0	1	0	1	1	0	0	1		
342		ADDS		1	0	1	0	1	0	1	1	0	0	1		
343		SUB		1	1	0	0	1	0	1	1	0	0	1		
344		SUBS		1	1	1	0	1	0	1	1	0	0	1		
345		ld/subtract (with carry)		sf	ор	S	1	1	0	1	0	0	0	0		
346		ADC		0	0	0	1	1	0	1	0	0	0	0		
347		ADCS		0	0	1	1	1	0	1	0	0	0	0		
348		SBC		0	1	0	1	1	0	1	0	0	0	0		
349		SBCS		0	1	1	1	1	0	1	0	0	0	0		
350		ADC		1	0	0	1	1	0	1	0	0	0	0		
351		ADCS		1	0	1	1	1	0	1	0	0	0	0		
352		SBC		1	1	0	1	1	0	1	0	0	0	0		
353		SBCS		1	1	1	1	1	0	1	0	0	0	0		
354		onditional compare (register)		sf	ор	S	1	1	0	1	0	0	1	0		İI
355		CCMN		0	0	1	1	1	0	1	0	0	1	0		İI
356		CCMN		1	0	1	1	1	0	1	0	0	1	0		İI
357		CCMP		0	1	1	1	1	0	1	0	0	1	0		İI
358		CCMP		1	1	1	1	1	0	1	0	0	1	0		İl
359		onditional compare (immediate)		sf	ор	S	1	1	0	1	0	0	1	0		İI
360		CCMN		0	0	1	1	1	0	1	0	0	1	0		il
361		CCMN		1	0	1	1	1	0	1	0	0	1	0		İI .
362		CCMP		0	1	1	1	1	0	1	0	0	1	0		İI
363		CCMP		1	1	1	1	1	0	1	0	0	1	0		İI
364	Co	onditional select		sf	ор	S	1	1	0	1	0	1	0	0		
365		CSEL		0	0	0	1	1	0	1	0	1	0	0		
366		CSINC		0	0	0	1	1	0	1	0	1	0	0		
367		CSINV		0	1	0	1	1	0	1	0	1	0	0		
368		CSNEG		0	1	0	1	1	0	1	0	1	0	0		
369		CSEL		1	0	0	1	1	0	1	0	1	0	0		
370		CSINC		1	0	0	1	1	0	1	0	1	0	0		
371		CSINV		1	1	0	1	1	0	1	0	1	0	0		
372		CSNEG		1	1	0	1	1	0	1	0	1	0	0		
373	ра	nta-processing (3 source)		sf	op		1	1	0	1	1		p31			
374		MADD		0	0	0	1	1	0	1	1	0	0	0		
375		MADD		1	0	0	1	1	0	1	1	0	0	0		

SMANDIL	1	in	_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19
378	3	76		SMADDL		1	0	0	1	1	0	1	1	0	0	1		
STOP	3	77		UMADDL		1	0	0	1	1	0	1	1	1	0	1		
SMSUBL	3	78		MSUB		0	0	0	1	1	0	1	1	0	0	0		
SMILH	3	79		MSUB		1	0	0	1	1	0	1	1	0	0	0		
SMULH	3	80		SMSUBL		1	0	0	1	1	0	1	1	0	0	1		
383	3	81		UMSUBL		1	0	0	1	1	0	1	1	1	0	1		
384 Data-processing (2 source) sf 0 S 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0	3	82		SMULH		1	0	0	1	1	0	1	1	0	1	0		
885	3	83		UMULH		1	0	0	1	1	0	1	1	1	1	0		
386	3	84	Dat			sf	0	S	1	1	0	1	0	1	1	0		
387 CRG32B 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0<	3	85		CRC32X		1	0	0	1	1	0	1	0	1	1	0		
388 CRC32CB 0 0 0 1 1 0 0 1 1 0 1 1 0 0 1 1 0 1 1 0 1 1 0 0 1 1 0 1 1 0	3	86		CRC32CX		1	0	0	1	1	0	1	0	1	1	0		
Sage CRC32H	3	87		CRC32B		0	0	0	1	1	0	1	0	1	1	0		
390 CRC32CH	3	88		CRC32CB		0	0	0	1	1	0	1	0	1	1	0		
391 CRC32W 392 CRC32CW 393 UDIV 394 UDIV 395 SDIV 396 SDIV 397 LSLV 398 LSLV 399 LSRV 399 LSRV 399 LSRV 399 LSRV 390 LSR	3	89		CRC32H		0	0	0	1	1	0	1	0	1	1	0		
392 CRC32CW	3	90		CRC32CH		0	0	0	1	1	0	1	0	1	1	0		
393 UDIV 0 0 0 0 1 1 <td>3</td> <td>91</td> <td></td> <td>CRC32W</td> <td></td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td></td> <td></td>	3	91		CRC32W		0	0	0	1	1	0	1	0	1	1	0		
394 UDIV 1 0 0 1 1 0 <td>3</td> <td>92</td> <td></td> <td>CRC32CW</td> <td></td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td></td> <td></td>	3	92		CRC32CW		0	0	0	1	1	0	1	0	1	1	0		
395 SDIV 0 0 0 0 1 1 <td>3</td> <td>93</td> <td></td> <td>UDIV</td> <td></td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td></td> <td></td>	3	93		UDIV		0	0	0	1	1	0	1	0	1	1	0		
396 SDIV 1 0 0 1 1 0 <td>3</td> <td>94</td> <td></td> <td>UDIV</td> <td></td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td></td> <td></td>	3	94		UDIV		1	0	0	1	1	0	1	0	1	1	0		
397 LSLV 0 0 0 0 1 1 <td>3</td> <td>95</td> <td></td> <td>SDIV</td> <td></td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td></td> <td></td>	3	95		SDIV		0	0	0	1	1	0	1	0	1	1	0		
398 LSLV 1 0 0 1 1 0 <td>3</td> <td>96</td> <td></td> <td>SDIV</td> <td></td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td></td> <td></td>	3	96		SDIV		1	0	0	1	1	0	1	0	1	1	0		
399 LSRV 0 0 0 1 1 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <td>3</td> <td>97</td> <td></td> <td>LSLV</td> <td></td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td></td> <td></td>	3	97		LSLV		0	0	0	1	1	0	1	0	1	1	0		
400 LSRV 1 0 0 1 1 0 <td>3</td> <td>98</td> <td></td> <td>LSLV</td> <td></td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td></td> <td></td>	3	98		LSLV		1	0	0	1	1	0	1	0	1	1	0		
401 ASRV 0 0 0 1 1 0 <td>3</td> <td>99</td> <td></td> <td>LSRV</td> <td></td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td></td> <td></td>	3	99		LSRV		0	0	0	1	1	0	1	0	1	1	0		
402 ASRV 1 0 0 1 1 0 0 0 0 0 0 0 0 <td>4</td> <td>00</td> <td></td> <td>LSRV</td> <td></td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td></td> <td></td>	4	00		LSRV		1	0	0	1	1	0	1	0	1	1	0		
403 RORV 0 0 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 <td>4</td> <td>01</td> <td></td> <td></td> <td></td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td></td> <td></td>	4	01				0	0	0	1	1	0	1	0	1	1	0		
404 RORV 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 <td>4</td> <td>02</td> <td></td> <td>ASRV</td> <td></td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td></td> <td></td>	4	02		ASRV		1	0	0	1	1	0	1	0	1	1	0		
405 Data-processing (1 source) sf 1 S 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 0 1 1 0 1 0 1 1 0 1 0 1 1 0 <t< td=""><td>4</td><td>03</td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td></td><td></td></t<>	4	03				0	0	0	1	1	0	1	0	1	1	0		
406 RBIT 0 1 0 1 1 0 1 1 0 1 0 1 1 0 0 0 407 RBIT 1 1 0 1 1 0 1 0 1 0 1 0 1 1 0 0 0 408 CLZ 0 1 0 1 1 0 1 0 1 0 1 0 0 0 409 CLZ 1 1 0 1 1 0 1 0 1 0 1 0 1 1 0 0 0 410 CLS 0 1 0 1 1 0 1 0 1 0 1 0 1 1 0 0 0 411 CLS 1 1 0 1 1 0 1 0 1 0 1 0 1 1 0 0 0 412 REV	4	04		RORV		1	0	0	1	1	0	1	0	1	1	0		
407 RBIT 1 1 0 1 1 0 1 1 0 1 0 1 1 0 0 0 0 408 CLZ 0 1 0 1 1 0 1 0 1 0 1 1 0 0 0 0 409 CLZ 1 1 0 1 1 0 1 0 1 0 1 0 1 1 0 0 0 0 410 CLS 0 1 0 1 1 0 1 0 1 0 1 0 1 1 0 0 0 0 411 CLS 1 1 0 1 1 0 1 0 1 0 1 0 1 1 0 0 0 0 412 REV	4	05	Dat	ta-processing (1 source)		sf	1	S	1	1	0	1	0	1	1	0		ор
408 CLZ 0 1 0 1 1 0 1 0 1 0 1 1 0 0 0 409 CLZ 1 1 0 1 1 0 1 0 1 0 1 0 0 0 410 CLS 411 CLS 412 REV	4	06		RBIT		0	1	0	1	1	0	1	0	1	1	0	0	0
409 CLZ 410 CLS 411 CLS 412 REV	4	07		RBIT		1	1	0	1	1	0	1	0	1	1	0	0	0
410 CLS 0 1 0 1 1 0 1 0 1 1 0 0 0 411 CLS 1 1 0 1 1 0 1 0 1 0 1 1 0 0 0 412 REV	4	80		CLZ		0	1	0	1	1	0	1	0	1	1	0	0	0
411 CLS 1 1 0 1 1 0 1 0 1 1 0 0 0 412 REV 1 1 0 1 1 0 1 0 1 0 1 0 0 0	4	09				1	1	0	1	1	0	1	0	1	1	0	0	0
412 REV 0 1 0 1 1 0 1 0 1 1 0 0 0	4	10		CLS		0	1	0	1	1	0	1	0	1	1	0	0	0
	4	11				1	1	0	1	1	0	1	0	1	1	0	0	0
413 REV 1 1 0 1 1 0 1 0 1 0 0 0	4	12				0	1	0	1	1	0	1	0	1	1	0	0	0
	4	13		REV		1	1	0	1	1	0	1	0	1	1	0	0	0

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19
414		REV16		1	1	0	1	1	0	1	0	1	1	0	0	0
415		REV16		0	1	0	1	1	0	1	0	1	1	0	0	0
416	= .	REV32		1	1	0	1	1	0	1	0	1	1	0	0	0
417		Processing – SIMD and floating p	1					1	1	1						
418		pating-point<->fixed-point conversions		sf	0	S	1	1	1	1	0	ty			rmo	
419		SCVTF		0	0	0	1	1	1	1	0	0	0	0	0	0
420		UCVTF		0	0	0	1	1	1	1	0	0	0	0	0	0
421		FCVTZS		0	0	0	1	1	1	1	0	1	1	0	1	1
422		FCVTZU		0	0	0	1	1	1	1	0	1	1	0	1	1
423		SCVTF		0	0	0	1	1	1	1	0	0	0	0	0	0
424		UCVTF		0	0	0	1	1	1	1	0	0	0	0	0	0
425		FCVTZS		0	0	0	1	1	1	1	0	1	1	0	1	1
426	<i>II</i>	FCVTZU		0	0	0	1	1	1	1	0	1	1	0	1	1
427		SCVTF		1	0	0	1	1	1	1	0	0	0	0	0	0
428		UCVTF		1	0	0	1	1	1	1	0	0	0	0	0	0
429	//	FCVTZS		1	0	0	1	1	1	1	0	1	1	0	1	1
430	<i>II</i>	FCVTZU		1	0	0	1	1	1	1	0	1	1	0	1	1
431	<i>II</i>	SCVTF		1	0	0	1	1	1	1	0	0	0	0	0	0
432	<i>II</i>	UCVTF		1	0	0	1	1	1	1	0	0	0	0	0	0
433	<i>II</i>	FCVTZS		1	0	0	1	1	1	1	0	1	1	0	1	1
434	<i>II</i>	FCVTZU		1	0	0	1	1	1	1	0	1	1	0	1	1
435	// Flo	pating-point conditional compare		M	0	S	1	1	1	1	0	ty	ре	1		
436	<i>II</i>	FCCMP		0	0	0	1	1	1	1	0	0	0	1		
437	<i>II</i>	FCCMPE		0	0	0	1	1	1	1	0	0	0	1		
438	<i>II</i>	FCCMP		0	0	0	1	1	1	1	0	0	1	1		
439	<i>II</i>	FCCMPE		0	0	0	1	1	1	1	0	0	1	1		
440	// Flo	pating-point data-processing (2 source)		M	0	S	1	1	1	1	0	ty	ре	1		
441	<i>II</i>	FMUL		0	0	0	1	1	1	1	0	0	0	1		
442	<i>II</i>	FDIV		0	0	0	1	1	1	1	0	0	0	1		
443	<i>II</i>	FADD		0	0	0	1	1	1	1	0	0	0	1		
444		FSUB		0	0	0	1	1	1	1	0	0	0	1		
445		FMAX		0	0	0	1	1	1	1	0	0	0	1		
446		FMIN		0	0	0	1	1	1	1	0	0	0	1		
447		FMAXNM		0	0	0	1	1	1	1	0	0	0	1		

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19
448	<i>II</i>	FMINNM		0	0	0	1	1	1	1	0	0	0	1		
449		FNMUL		0	0	0	1	1	1	1	0	0	0	1		
450		FMUL		0	0	0	1	1	1	1	0	0	1	1		
451		FDIV		0	0	0	1	1	1	1	0	0	1	1		
452		FADD		0	0	0	1	1	1	1	0	0	1	1		
453		FSUB		0	0	0	1	1	1	1	0	0	1	1		
454		FMAX		0	0	0	1	1	1	1	0	0	1	1		
455		FMIN		0	0	0	1	1	1	1	0	0	1	1		
456		FMAXNM		0	0	0	1	1	1	1	0	0	1	1		
457		FMINNM		0	0	0	1	1	1	1	0	0	1	1		
458		FNMUL		0	0	0	1	1	1	1	0	0	1	1		
459		pating-point conditional select		M	0	S	1	1	1	1	0	ty	pe	1		
460		FCSEL		0	0	0	1	1	1	1	0	0	0	1		
461		FCSEL		0	0	0	1	1	1	1	0	0	1	1		
462		pating-point immediate		M	0	S	1	1	1	1	0	ty	pe	1		
463		FMOV		0	0	0	1	1	1	1	0	0	0	1		
464		FMOV		0	0	0	1	1	1	1	0	0	1	1		
465		pating-point compare		M	0	S	1	1	1	1	0	ty	pe	1		
466		FCMP		0	0	0	1	1	1	1	0	0	0	1		
467		FCMP		0	0	0	1	1	1	1	0	0	0	1		
468		FCMPE		0	0	0	1	1	1	1	0	0	0	1		
469		FCMPE		0	0	0	1	1	1	1	0	0	0	1		
470		FCMP		0	0	0	1	1	1	1	0	0	1	1		
471		FCMP		0	0	0	1	1	1	1	0	0	1	1		
472		FCMPE		0	0	0	1	1	1	1	0	0	1	1		
473		FCMPE		0	0	0	1	1	1	1	0	0	1	1		
474		pating-point data-processing (1 source)		M	0	S	1	1	1	1	0	ty	pe	1		1
475		FMOV		0	0	0	1	1	1	1	0	0	0	1	0	0
476		FABS		0	0	0	1	1	1	1	0	0	0	1	0	0
477		FNEG		0	0	0	1	1	1	1	0	0	0	1	0	0
478		FSQRT		0	0	0	1	1	1	1	0	0	0	1	0	0
479		FCVT		0	0	0	1	1	1	1	0	0	0	1	0	0
480		FCVT		0	0	0	1	1	1	1	0	0	0	1	0	0
481	<i>II</i>	FRINTN		0	0	0	1	1	1	1	0	0	0	1	0	0

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19
482	<i>II</i>	FRINTP		0	0	0	1	1	1	1	0	0	0	1	0	0
483	<i>II</i>	FRINTM		0	0	0	1	1	1	1	0	0	0	1	0	0
484	<i>II</i>	FRINTZ		0	0	0	1	1	1	1	0	0	0	1	0	0
485	<i>II</i>	FRINTA		0	0	0	1	1	1	1	0	0	0	1	0	0
486	<i>II</i>	FRINTX		0	0	0	1	1	1	1	0	0	0	1	0	0
487	<i>II</i>	FRINTI		0	0	0	1	1	1	1	0	0	0	1	0	0
488	<i>II</i>	FMOV		0	0	0	1	1	1	1	0	0	1	1	0	0
489	<i>II</i>	FABS		0	0	0	1	1	1	1	0	0	1	1	0	0
490	<i>II</i>	FNEG		0	0	0	1	1	1	1	0	0	1	1	0	0
491	<i>II</i>	FSQRT		0	0	0	1	1	1	1	0	0	1	1	0	0
492	<i>II</i>	FCVT		0	0	0	1	1	1	1	0	0	1	1	0	0
493	<i>II</i>	FCVT		0	0	0	1	1	1	1	0	0	1	1	0	0
494	<i>II</i>	FRINTN		0	0	0	1	1	1	1	0	0	1	1	0	0
495	<i>II</i>	FRINTP		0	0	0	1	1	1	1	0	0	1	1	0	0
496	<i>II</i>	FRINTM		0	0	0	1	1	1	1	0	0	1	1	0	0
497	<i>II</i>	FRINTZ		0	0	0	1	1	1	1	0	0	1	1	0	0
498	<i>II</i>	FRINTA		0	0	0	1	1	1	1	0	0	1	1	0	0
499	<i>II</i>	FRINTX		0	0	0	1	1	1	1	0	0	1	1	0	0
500	<i>II</i>	FRINTI		0	0	0	1	1	1	1	0	0	1	1	0	0
501	<i>II</i>	FCVT		0	0	0	1	1	1	1	0	1	1	1	0	0
502	<i>II</i>	FCVT		0	0	0	1	1	1	1	0	1	1	1	0	0
503	// FI	oating-point<->integer conversions		sf	0	S	1	1	1	1	0	ty	ре	1	rmo	ode
504	<i>II</i>	FCVTNS		0	0	0	1	1	1	1	0	0	0	1	0	0
505	<i>II</i>	FCVTNU		0	0	0	1	1	1	1	0	0	0	1	0	0
506		SCVTF		0	0	0	1	1	1	1	0	0	0	1	0	0
507		UCVTF		0	0	0	1	1	1	1	0	0	0	1	0	0
508		FCVTAS		0	0	0	1	1	1	1	0	0	0	1	0	0
509		FCVTAU		0	0	0	1	1	1	1	0	0	0	1	0	0
510	<i>II</i>	FMOV		0	0	0	1	1	1	1	0	0	0	1	0	0
511		FMOV		0	0	0	1	1	1	1	0	0	0	1	0	0
512		FCVTPS		0	0	0	1	1	1	1	0	0	0	1	0	1
513		FCVTPU		0	0	0	1	1	1	1	0	0	0	1	0	1
514		FCVTMS		0	0	0	1	1	1	1	0	0	0	1	1	0
515	<i>II</i>	FCVTMU		0	0	0	1	1	1	1	0	0	0	1	1	0

1 in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19
516 //	FCVTZS		0	0	0	1	1	1	1	0	0	0	1	1	1
517 //	FCVTZU		0	0	0	1	1	1	1	0	0	0	1	1	1
518 //	FCVTNS		0	0	0	1	1	1	1	0	0	1	1	0	0
519 //	FCVTNU		0	0	0	1	1	1	1	0	0	1	1	0	0
520 //	SCVTF		0	0	0	1	1	1	1	0	0	1	1	0	0
521 //	UCVTF		0	0	0	1	1	1	1	0	0	1	1	0	0
522 //	FCVTAS		0	0	0	1	1	1	1	0	0	1	1	0	0
523 //	FCVTAU		0	0	0	1	1	1	1	0	0	1	1	0	0
524 //	FCVTPS		0	0	0	1	1	1	1	0	0	1	1	0	1
525 //	FCVTPU		0	0	0	1	1	1	1	0	0	1	1	0	1
526 //	FCVTMS		0	0	0	1	1	1	1	0	0	1	1	1	0
527 //	FCVTMU		0	0	0	1	1	1	1	0	0	1	1	1	0
528 //	FCVTZS		0	0	0	1	1	1	1	0	0	1	1	1	1
529 //	FCVTZU		0	0	0	1	1	1	1	0	0	1	1	1	1
530 //	FCVTNS		1	0	0	1	1	1	1	0	0	0	1	0	0
531 //	FCVTNU		1	0	0	1	1	1	1	0	0	0	1	0	0
532 //	SCVTF		1	0	0	1	1	1	1	0	0	0	1	0	0
533 //	UCVTF		1	0	0	1	1	1	1	0	0	0	1	0	0
534 //	FCVTAS		1	0	0	1	1	1	1	0	0	0	1	0	0
535 //	FCVTAU		1	0	0	1	1	1	1	0	0	0	1	0	0
536 //	FCVTPS		1	0	0	1	1	1	1	0	0	0	1	0	1
537 //	FCVTPU		1	0	0	1	1	1	1	0	0	0	1	0	1
538 //	FCVTMS		1	0	0	1	1	1	1	0	0	0	1	1	0
539 //	FCVTMU		1	0	0	1	1	1	1	0	0	0	1	1	0
540 //	FCVTZS		1	0	0	1	1	1	1	0	0	0	1	1	1
541 //	FCVTZU		1	0	0	1	1	1	1	0	0	0	1	1	1
542 	FCVTNS		1	0	0	1	1	1	1	0	0	0	1	0	0
543 //	FCVTNU		1	0	0	1	1	1	1	0	0	0	1	0	0
544 //	SCVTF		1	0	0	1	1	1	1	0	0	1	1	0	0
545 //	UCVTF		1	0	0	1	1	1	1	0	0	1	1	0	0
546 //	FCVTAS		1	0	0	1	1	1	1	0	0	1	1	0	0
547 //	FCVTAU		1	0	0	1	1	1	1	0	0	1	1	0	0
548 //	FMOV		1	0	0	1	1	1	1	0	0	1	1	0	0
549 //	FMOV		1	0	0	1	1	1	1	0	0	1	1	0	0

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19
550	<i>II</i>	FCVTPS		1	0	0	1	1	1	1	0	0	1	1	0	1
551	<i>II</i>	FCVTPU		1	0	0	1	1	1	1	0	0	1	1	0	1
552	<i>II</i>	FCVTMS		1	0	0	1	1	1	1	0	0	1	1	1	0
553	<i>II</i>	FCVTMU		1	0	0	1	1	1	1	0	0	1	1	1	0
554	<i>II</i>	FCVTZS		1	0	0	1	1	1	1	0	0	1	1	1	1
555	<i>II</i>	FCVTZU		1	0	0	1	1	1	1	0	0	1	1	1	1
556		FMOV		1	0	0	1	1	1	1	0	1	0	1	0	1
557		FMOV		1	0	0	1	1	1	1	0	1	0	1	0	1
558		oating-point data-processing (3 source)		M	0	S	1	1	1	1	1	ty	ре	о1		
559		FMADD		0	0	0	1	1	1	1	1	0	0	0		
560		FMSUB		0	0	0	1	1	1	1	1	0	0	0		
561		FNMADD		0	0	0	1	1	1	1	1	0	0	1		
562		FNMSUB		0	0	0	1	1	1	1	1	0	0	1		
563		FMADD		0	0	0	1	1	1	1	1	0	1	0		
564		FMSUB		0	0	0	1	1	1	1	1	0	1	0		
565		FNMADD		0	0	0	1	1	1	1	1	0	1	1		
566		FNMSUB		0	0	0	1	1	1	1	1	0	1	1		
567		dvSIMD scalar three same		0	1	U	1	1	1	1	0	si	ze	1		
568		SQADD		0	1	0	1	1	1	1	0	-	-	1		
569		SQSUB		0	1	0	1	1	1	1	0	-	-	1		
570		CMGT		0	1	0	1	1	1	1	0	-	-	1		
571		CMGE		0	1	0	1	1	1	1	0	-	-	1		
572		SSHL		0	1	0	1	1	1	1	0	-	-	1		
573		SQSHL		0	1	0	1	1	1	1	0	-	-	1		
574		SRSHL		0	1	0	1	1	1	1	0	-	-	1		
575		SQRSHL		0	1	0	1	1	1	1	0	-	-	1		
576		ADD		0	1	0	1	1	1	1	0	-	-	1		
577		CMTST		0	1	0	1	1	1	1	0	-	-	1		
578		SQDMULH		0	1	0	1	1	1	1	0	-	-	1		
579		FMULX		0	1	0	1	1	1	1	0	0	Χ	1		
580		FCMEQ		0	1	0	1	1	1	1	0	0	Χ	1		
581		FRECPS		0	1	0	1	1	1	1	0	0	Х	1		
582		FRSQRTS		0	1	0	1	1	1	1	0	1	Х	1		
583	<i>II</i>	UQADD		0	1	1	1	1	1	1	0	-	-	1		

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19
584	<i>II</i>	UQSUB		0	1	1	1	1	1	1	0	-	-	1		
585	<i>II</i>	СМНІ		0	1	1	1	1	1	1	0	-	-	1		
586	<i>II</i>	CMHS		0	1	1	1	1	1	1	0	-	-	1		
587	<i>II</i>	USHL		0	1	1	1	1	1	1	0	-	-	1		
588	<i>II</i>	UQSHL		0	1	1	1	1	1	1	0	-	-	1		
589	<i>II</i>	URSHL		0	1	1	1	1	1	1	0	-	-	1		
590	<i>II</i>	UQRSHL		0	1	1	1	1	1	1	0	-	-	1		
591	<i>II</i>	SUB		0	1	1	1	1	1	1	0	-	-	1		
592	<i>II</i>	CMEQ		0	1	1	1	1	1	1	0	-	-	1		
593	<i>II</i>	SQRDMULH		0	1	1	1	1	1	1	0	-	-	1		
594	<i>II</i>	FCMGE		0	1	1	1	1	1	1	0	0	Х	1		
595	<i>II</i>	FACGE		0	1	1	1	1	1	1	0	0	Х	1		
596	<i>II</i>	FABD		0	1	1	1	1	1	1	0	1	Х	1		
597	<i>II</i>	FCMGT		0	1	1	1	1	1	1	0	1	Х	1		
598	<i>II</i>	FACGT		0	1	1	1	1	1	1	0	1	Х	1		
599	// Ac	lvSIMD scalar three different		0	1	U	1	1	1	1	0	siz	ze	1		
600	<i>II</i>	SQDMLAL	writes to low half of the dest. register	0	1	0	1	1	1	1	0	siz	ze	1		
601	<i>II</i>	SQDMLAL2	writes to high half of the dest. registe	0	1	0	1	1	1	1	0	siz	ze	1		
602	<i>II</i>	SQDMLSL	writes to low half of the dest. register	0	1	0	1	1	1	1	0	siz	ze	1		
603	<i>II</i>	SQDMLSL2	writes to high half of the dest. registe	0	1	0	1	1	1	1	0	siz	ze	1		
604	<i>II</i>	SQDMULL	writes to low half of the dest. register	0	1	0	1	1	1	1	0	siz	ze	1		
605	<i>II</i>	SQDMULL2	writes to high half of the dest. registe	0	1	0	1	1	1	1	0	siz	ze	1		
606	// Ac	lvSIMD scalar two-reg misc		0	1	U	1	1	1	1	0	siz	ze	1	0	0
607	<i>II</i>	SUQADD		0	1	0	1	1	1	1	0	-	-	1	0	0
608	<i>II</i>	SQABS		0	1	0	1	1	1	1	0	-	-	1	0	0
609	<i>II</i>	CMGT		0	1	0	1	1	1	1	0	-	-	1	0	0
610	<i>II</i>	CMEQ		0	1	0	1	1	1	1	0	-	-	1	0	0
611	<i>II</i>	CMLT		0	1	0	1	1	1	1	0	-	-	1	0	0
612	<i>II</i>	ABS		0	1	0	1	1	1	1	0	-	-	1	0	0
613	<i>II</i>	SQXTN	writes to low half of the dest. register	0	1	0	1	1	1	1	0	-	-	1	0	0
614	<i>II</i>	SQXTN2	writes to high half of the dest. registe	0	1	0	1	1	1	1	0	-	-	1	0	0
615	<i>II</i>	FCVTNS		0	1	0	1	1	1	1	0	0	Х	1	0	0
616	<i>II</i>	FCVTMS		0	1	0	1	1	1	1	0	0	Х	1	0	0
617	<i>II</i>	FCVTAS		0	1	0	1	1	1	1	0	0	Х	1	0	0

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19
618	<i>II</i>	SCVTF		0	1	0	1	1	1	1	0	0	Х	1	0	0
619	<i>II</i>	FCMGT		0	1	0	1	1	1	1	0	1	Х	1	0	0
620	<i>II</i>	FCMEQ		0	1	0	1	1	1	1	0	1	Х	1	0	0
621	<i>II</i>	FCMLT		0	1	0	1	1	1	1	0	1	Х	1	0	0
622	<i>II</i>	FCVTPS		0	1	0	1	1	1	1	0	1	Χ	1	0	0
623	<i>II</i>	FCVTZS		0	1	0	1	1	1	1	0	1	Х	1	0	0
624	<i>II</i>	FRECPE		0	1	0	1	1	1	1	0	1	Χ	1	0	0
625	<i>II</i>	FRECPX		0	1	0	1	1	1	1	0	1	Х	1	0	0
626	<i>II</i>	USQADD		0	1	1	1	1	1	1	0	-	-	1	0	0
627	<i>II</i>	SQNEG		0	1	1	1	1	1	1	0	-	-	1	0	0
628	<i>II</i>	CMGE		0	1	1	1	1	1	1	0	-	-	1	0	0
629	<i>II</i>	CMLE		0	1	1	1	1	1	1	0	-	-	1	0	0
630	<i>II</i>	NEG		0	1	1	1	1	1	1	0	-	-	1	0	0
631	<i>II</i>	SQXTUN	writes to low half of the dest. register	0	1	1	1	1	1	1	0	-	-	1	0	0
632	<i>II</i>	SQXTUN2	writes to high half of the dest. registe	0	1	1	1	1	1	1	0	-	-	1	0	0
633	<i>II</i>	UQXTN	writes to low half of the dest. register	0	1	1	1	1	1	1	0	-	-	1	0	0
634	<i>II</i>	UQXTN2	writes to high half of the dest. registe	0	1	1	1	1	1	1	0	-	-	1	0	0
635		FCVTXN	writes to low half of the dest. register	0	1	1	1	1	1	1	0	0	Х	1	0	0
636	<i>II</i>	FCVTXN2	writes to high half of the dest. registe	0	1	1	1	1	1	1	0	0	Х	1	0	0
637	<i>II</i>	FCVTNU		0	1	1	1	1	1	1	0	0	Х	1	0	0
638	<i>II</i>	FCVTMU		0	1	1	1	1	1	1	0	0	Х	1	0	0
639	<i>II</i>	FCVTAU		0	1	1	1	1	1	1	0	0	Х	1	0	0
640	<i>II</i>	UCVTF		0	1	1	1	1	1	1	0	0	Х	1	0	0
641	<i>II</i>	FCMGE		0	1	1	1	1	1	1	0	1	Х	1	0	0
642	<i>II</i>	FCMLE		0	1	1	1	1	1	1	0	1	Х	1	0	0
643	<i>II</i>	FCVTPU		0	1	1	1	1	1	1	0	1	Х	1	0	0
644	<i>II</i>	FCVTZU		0	1	1	1	1	1	1	0	1	Х	1	0	0
645	<i>II</i>	FRSQRTE		0	1	1	1	1	1	1	0	1	Х	1	0	0
646	// Ac	lvSIMD scalar pairwise		0	1	U	1	1	1	1	0	si	ze	1	1	0
647	<i>II</i>	ADDP		0	1	0	1	1	1	1	0	-	-	1	1	0
648	<i>II</i>	FMAXNMP		0	1	1	1	1	1	1	0	0	Х	1	1	0
649	<i>II</i>	FADDP		0	1	1	1	1	1	1	0	0	Х	1	1	0
650	<i>II</i>	FMAXP		0	1	1	1	1	1	1	0	0	Х	1	1	0
651	<i>II</i>	FMINNMP		0	1	1	1	1	1	1	0	1	Х	1	1	0

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19
652	//	FMINP		0	1	1	1	1	1	1	0	1	Х	1	1	0
653	// A	dvSIMD scalar copy		0	1	ор	1	1	1	1	0	0	0	0		iı
654	//	DUP		0	1	0	1	1	1	1	0	0	0	0	-	-
655	// A	dvSIMD scalar x indexed element		0	1	U	1	1	1	1	1	siz	ze	L	M	
656	//	SQDMLAL		0	1	0	1	1	1	1	1	-	-	L	М	
657	//	SQDMLAL2		0	1	0	1	1	1	1	1	-	-	L	М	
658	//	SQDMLSL		0	1	0	1	1	1	1	1	-	-	L	М	
659	//	SQDMLSL2		0	1	0	1	1	1	1	1	-	-	L	М	
660	//	SQDMULL		0	1	0	1	1	1	1	1	-	-	L	М	
661	//	SQDMULL2		0	1	0	1	1	1	1	1	-	-	L	М	
662	<i>II</i>	SQDMULH		0	1	0	1	1	1	1	1	-	-	L	M	
663	<i>II</i>	SQRDMULH		0	1	0	1	1	1	1	1	-	-	L	M	
664	<i>II</i>	FMLA		0	1	0	1	1	1	1	1	1	Χ	L	M	
665	<i>II</i>	FMLS		0	1	0	1	1	1	1	1	1	Χ	L	M	
666	<i>II</i>	FMUL		0	1	0	1	1	1	1	1	1	Χ	L	M	
667	<i>II</i>	FMULX		0	1	1	1	1	1	1	1	1	Χ	L	M	
668	// A	dvSIMD scalar shift by immediate		0	1	U	1	1	1	1	1	0		im	mh	
669	<i>II</i>	SSHR	immh != 0000	0	1	0	1	1	1	1	1	0		imi	mh	
670		SSRA	immh != 0000	0	1	0	1	1	1	1	1	0		imi	mh	
671		SRSHR	immh != 0000	0	1	0	1	1	1	1	1	0		imi	mh	
672		SRSRA	immh != 0000	0	1	0	1	1	1	1	1	0		imı	mh	
673		SHL	immh != 0000	0	1	0	1	1	1	1	1	0		imı	mh	
674		SQSHL	immh != 0000	0	1	0	1	1	1	1	1	0		imı	mh	
675	//	SQSHRN	immh != 0000	0	1	0	1	1	1	1	1	0		imı	mh	
676		SQSHRN2	immh != 0000	0	1	0	1	1	1	1	1	0		imi	mh	
677		SQRSHRN	immh != 0000	0	1	0	1	1	1	1	1	0		imı	mh	
678		SQRSHRN2	immh != 0000	0	1	0	1	1	1	1	1	0		imı	mh	
679		SCVTF	immh != 0000	0	1	0	1	1	1	1	1	0		imı	mh	
680		FCVTZS	immh != 0000	0	1	0	1	1	1	1	1	0		imı	mh	
681		USHR	immh != 0000	0	1	1	1	1	1	1	1	0		imı	mh	
682		USRA	immh != 0000	0	1	1	1	1	1	1	1	0		imı	mh	
683		URSHR	immh != 0000	0	1	1	1	1	1	1	1	0		imı	mh	
684		URSRA	immh != 0000	0	1	1	1	1	1	1	1	0		imi	mh	
685	<i>II</i>	SRI	immh != 0000	0	1	1	1	1	1	1	1	0		imı	mh	

SL	1 in_u	se Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19
688	686 <i>II</i>	SLI	immh != 0000	0	1	1	1	1	1	1	1	0		imr	nh	
889 SQSHRUN	687 	SQSHLU	immh != 0000	0	1	1	1	1	1	1	1	0		imr	nh	
690	688 <i> </i>	UQSHL	immh != 0000	0	1	1	1	1	1	1	1	0		imr	nh	
691 SQRSHRUN immh = 0000 0	689 <i> </i>	SQSHRUN	immh != 0000	0	1	1	1	1	1	1	1	0		imr	nh	
692	690 //	SQSHRUN2	immh != 0000	0	1	1	1	1	1	1	1	0		imr	nh	
693 UQSHRN immh = 0000 0	691 //	SQRSHRUN	immh != 0000	0	1	1	1	1	1	1	1	0		imr	nh	
694	692 //	SQRSHRUN2	immh != 0000	0	1	1	1	1	1	1	1	0		imr	nh	
Beel	693 //	UQSHRN	immh != 0000	0	1	1	1	1	1	1	1	0		imr	nh	
Beel	694 //	UQRSHRN	immh != 0000	0	1	1	1	1	1	1	1	0		imr	nh	
697 // FCVTZU immh != 0000 0 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 0 1 1 1 1 0	695 //	UQRSHRN2	immh != 0000	0	1	1	1	1	1	1	1	0		imr	nh	
698 // Crypto three-reg SHA 0 1 0 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 <td>696 <i>II</i></td> <td>UCVTF</td> <td>immh != 0000</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td></td> <td>imr</td> <td>nh</td> <td></td>	696 <i>II</i>	UCVTF	immh != 0000	0	1	1	1	1	1	1	1	0		imr	nh	
SHA1C	697 	FCVTZU	immh != 0000	0	1	1	1	1	1	1	1	0		imr	nh	
This is that	698 <i> </i>	Crypto three-reg SHA		0	1	0	1	1	1	1	0	siz	ze	0		
701 SHA1M 0 1 0 1 1 1 1 0	699 <i> </i>	SHA1C		0	1	0	1	1	1	1	0	0	0	0		
SHA1SU0	700 //	SHA1P		0	1	0	1	1	1	1	0	0	0	0		
703 SHA256H 0 1 0 1 1 1 1 0 <t< td=""><td>701 //</td><td>SHA1M</td><td></td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td></td><td></td></t<>	701 //	SHA1M		0	1	0	1	1	1	1	0	0	0	0		
704 // SHA256H2 SHA256SU1 0 1 0 1 0 1 0 1 1 0 1 1 0 0 0 0 0 0 0 0	702 	SHA1SU0		0	1	0	1	1	1	1	0	0	0	0		
705 // SHA256SU1 0 1 0 1 0 1 0 1 0 1 1 0 0 0 0 0 706 // Crypto two-reg SHA 0 1 0 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0	703 //	SHA256H		0	1	0	1	1	1	1	0	0	0	0		
706 Crypto two-reg SHA 0 1 0 1 1 1 0 size 1 0 1 707 SHA1H 0 1 0 1 1 1 1 1 0 0 1 0 1 1 1 0 0 0 1 0 0 1 0 1 1 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0	704 	SHA256H2		0	1	0	1	1	1	1	0	0	0	0		
707 SHA1H 0 1 0 1 0 1 1 1 1 1 0 0 0 0 1 0 1 708 SHA1SU1 0 1 0 1 0 1 1 1 1 1 0 0 0 0 1 0 1 709 SHA256SU0 0 1 0 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 1 710 Crypto AES 0 1 0 0 1 1 1 1 1 0 0 0 0 1 1 1 0 0 1 711 AESE 0 1 0 0 1 1 1 1 1 0 0 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 1 713 AESMC 0 1 0 0 0 1 1 1 1 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 1 714 AESIMC 0 1 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0	705 //	SHA256SU1		0	1	0	1	1	1	1	0	0	0	0		
708 SHA1SU1 0 1 0 1 0 1 1 1 1 1 0 0 0 0 1 0 1 709 SHA256SU0 0 1 0 1 0 1 1 1 1 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 710 Crypto AES 0 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0	706 //	Crypto two-reg SHA		0	1	0	1	1	1	1	0	siz	ze	1	0	1
709 // SHA256SU0 0 1 0 1 0 1 1 1 1 0 0 0 1 0 1 0 1 710 // Crypto AES 0 1 0 0 1 1 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 0 0 1 711 // AESE 0 1 0 0 1 0 0 1 1 1 0 0 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0	707 	SHA1H		0	1	0	1	1	1	1	0	0	0	1	0	1
710 // Crypto AES 0 1 0 0 1 1 0 size 1 0 1 711 // AESE 0 1 0 0 1 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 <td< td=""><td>708 //</td><td>SHA1SU1</td><td></td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></td<>	708 //	SHA1SU1		0	1	0	1	1	1	1	0	0	0	1	0	1
711	709 //	SHA256SU0		0	1	0	1	1	1	1	0	0	0	1	0	1
712	710 //	Crypto AES		0	1	0	0	1	1	1	0	siz	ze	1	0	1
713 // AESMC 0 1 0 0 1 1 1 1 0 0 0 1 1 0 1 714 // AESIMC 0 1 0 0 1 1 1 1 0 0 0 0 1 1 0 0 1 715 // AdvSIMD three same 0 Q U 0 1 1 1 1 0 0 5ize 1 716 // SHADD 0 Q 0 0 1 1 1 1 0 0 1 717 // SQADD 718 // SRHADD	711 //	AESE		0	1	0	0	1	1	1	0	0	0	1	0	1
714 // AESIMC 0 1 0 0 1 1 0 0 1 1 1 0 0 0 1 1 0 1 715 // AdvSIMD three same 0 Q U 0 1 1 1 1 0 0 size 1 716 // SHADD 0 Q 0 0 1 1 1 1 0 0 1 717 // SQADD 0 Q 0 0 1 1 1 1 0 0 1 718 // SRHADD 0 Q 0 0 1 1 1 1 0 0 1	712 //	AESD		0	1	0	0	1	1	1	0	0	0	1	0	1
715 AdvSIMD three same 0 Q U 0 1 1 1 0 size 1 716 SHADD 717 SQADD 718 SRHADD 0 Q 0 0 1 1 1 0 1 718 SRHADD	713 //	AESMC		0	1	0	0	1	1	1	0	0	0	1	0	1
716 SHADD	714 //	AESIMC		0	1	0	0	1	1	1	0	0	0	1	0	1
717 SQADD 0 Q 0 0 1 1 1 0 1 718 SRHADD 0 Q 0 0 1 1 1 0 1	715 //	AdvSIMD three same		0	Q	U	0	1	1	1	0	siz	ze	1		
717 SQADD 0 Q 0 0 1 1 1 0 1 718 SRHADD 0 Q 0 0 1 1 1 0 1		SHADD		0	Q	0	0	1	1	1	0	-	-	1		
	717 //	SQADD		0	Q	0	0	1	1	1	0	-	-	1		
710 // SHSIB 0.00.01.1.1.0	718 //	SRHADD		0	Q	0	0	1	1	1	0	-	-	1		
	719 //	SHSUB		0	Q	0	0	1	1	1	0	-	-	1		

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21 20	19
720	<i>II</i>	SQSUB		0	Q	0	0	1	1	1	0	-	-	1	
721	<i>II</i>	CMGT		0	Q	0	0	1	1	1	0	-	-	1	
722	<i>II</i>	CMGE		0	Q	0	0	1	1	1	0	-	-	1	
723		SSHL Vector		0	Q	0	0	1	1	1	0	-	-	1	
724		SQSHL		0	Q	0	0	1	1	1	0	-	-	1	
725		SRSHL		0	Q	0	0	1	1	1	0	-	-	1	
726	II .	SQRSHL		0	Q	0	0	1	1	1	0	-	-	1	
727		SMAX		0	Q	0	0	1	1	1	0	-	-	1	
728		SMIN		0	Q	0	0	1	1	1	0	-	-	1	
729		SABD		0	Q	0	0	1	1	1	0	-	-	1	
730		SABA		0	Q	0	0	1	1	1	0	-	-	1	
731		ADD		0	Q	0	0	1	1	1	0	-	-	1	
732		CMTST		0	Q	0	0	1	1	1	0	-	-	1	
733		MLA		0	Q	0	0	1	1	1	0	-	-	1	
734	II .	MUL		0	Q	0	0	1	1	1	0	-	-	1	
735		SMAXP		0	Q	0	0	1	1	1	0	-	-	1	
736		SMINP		0	Q	0	0	1	1	1	0	-	-	1	
737		SQDMULH		0	Q	0	0	1	1	1	0	-	-	1	
738		ADDP		0	Q	0	0	1	1	1	0	-	-	1	
739		FMAXNM		0	Q	0	0	1	1	1	0	0	Χ	1	
740		FMLA		0	Q	0	0	1	1	1	0	0	Χ	1	
741		FADD		0	Q	0	0	1	1	1	0	0	Χ	1	
742		FMULX		0	Q	0	0	1	1	1	0	0	Χ	1	
743		FCMEQ		0	Q	0	0	1	1	1	0	0	Χ	1	
744		FMAX		0	Q	0	0	1	1	1	0	0	Χ	1	
745		FRECPS		0	Q	0	0	1	1	1	0	0	Χ	1	
746		AND		0	Q	0	0	1	1	1	0	0	0	1	
747		BIC		0	Q	0	0	1	1	1	0	0	1	1	
748		FMINNM		0	Q	0	0	1	1	1	0	1	Χ	1	
749		FMLS		0	Q	0	0	1	1	1	0	1	Χ	1	
750		FSUB		0	Q	0	0	1	1	1	0	1	X	1	
751		FMIN		0	Q	0	0	1	1	1	0	1	X	1	
752		FRSQRTS		0	Q	0	0	1	1	1	0	1	X	1	
753	<i>II</i>	ORR		0	Q	0	0	1	1	1	0	1	0	1	

1 in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21 20 19
754 	ORN		0	Q	0	0	1	1	1	0	1	1	1
755 	UHADD		0	Q	1	0	1	1	1	0	-	-	1
756 //	UQADD		0	Q	1	0	1	1	1	0	-	-	1
757 	URHADD		0	Q	1	0	1	1	1	0	-	-	1
758 //	UHSUB		0	Q	1	0	1	1	1	0	-	-	1
759 //			0	Q	1	0	1	1	1	0	-	-	1
760 //	CMHI		0	Q	1	0	1	1	1	0	-	-	1
761 //	CMHS		0	Q	1	0	1	1	1	0	-	-	1
762 	USHL		0	Q	1	0	1	1	1	0	-	-	1
763 //	UQSHL		0	Q	1	0	1	1	1	0	-	-	1
764 	URSHL		0	Q	1	0	1	1	1	0	-	-	1
765 //	UQRSHL		0	Q	1	0	1	1	1	0	-	-	1
766 //	UMAX		0	Q	1	0	1	1	1	0	-	-	1
767 	UMIN		0	Q	1	0	1	1	1	0	-	-	1
768 //	UABD		0	Q	1	0	1	1	1	0	-	-	1
769 //	UABA		0	Q	1	0	1	1	1	0	-	-	1
770 //	SUB		0	Q	1	0	1	1	1	0	-	-	1
771 //	CMEQ		0	Q	1	0	1	1	1	0	-	-	1
₇₇₂	MLS		0	Q	1	0	1	1	1	0	-	-	1
773 	PMUL		0	Q	1	0	1	1	1	0	-	-	1
774 	UMAXP		0	Q	1	0	1	1	1	0	-	-	1
775 	UMINP		0	Q	1	0	1	1	1	0	-	-	1
776 //	SQRDMULH		0	Q	1	0	1	1	1	0	-	-	1
777 	FMAXNMP		0	Q	1	0	1	1	1	0	0	Х	1
778 	FADDP		0	Q	1	0	1	1	1	0	0	Х	1
779 	FMUL		0	Q	1	0	1	1	1	0	0	Х	1
₇₈₀ //	FCMGE		0	Q	1	0	1	1	1	0	0	Х	1
781 //	FACGE		0	Q	1	0	1	1	1	0	0	Х	1
₇₈₂ //	FMAXP		0	Q	1	0	1	1	1	0	0	Х	1
₇₈₃ //	FDIV		0	Q	1	0	1	1	1	0	0	Х	1
784 //	EOR		0	Q	1	0	1	1	1	0	0	0	1
785 //	BSL		0	Q	1	0	1	1	1	0	0	1	1
786 //	FMINNMP		0	Q	1	0	1	1	1	0	1	х	1
787 	FABD		0	Q	1	0	1	1	1	0	1	X	1

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21 2	20 19
788	//	FCMGT		0	Q	1	0	1	1	1	0	1	Х	1	
789	<i>II</i>	FACGT		0	Q	1	0	1	1	1	0	1	Х	1	
790	<i>II</i>	FMINP		0	Q	1	0	1	1	1	0	1	Х	1	
791	<i>II</i>	BIT		0	Q	1	0	1	1	1	0	1	0	1	
792	<i>II</i>	BIF		0	Q	1	0	1	1	1	0	1	1	1	
793	// A	dvSIMD three different		0	Q	U	0	1	1	1	0	siz	ze	1	
794	<i>II</i>	SADDL	writes to low half of the dest. register	0	0	0	0	1	1	1	0	siz	<u>e</u>	1	
795	<i>II</i>	SADDL2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	siz	<u>e</u>	1	
796	<i>II</i>	SADDW	writes to low half of the dest. register	0	0	0	0	1	1	1	0	siz	<u>e</u>	1	
797	<i>II</i>	SADDW2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	siz	<u>e</u>	1	
798	<i>II</i>	SSUBL	writes to low half of the dest. register	0	0	0	0	1	1	1	0	siz	<u>e</u>	1	
799	<i>II</i>	SSUBL2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	siz	<u>e</u>	1	
800	<i>II</i>	SSUBW	writes to low half of the dest. register	0	0	0	0	1	1	1	0	siz	<u>e</u>	1	
801	<i>II</i>	SSUBW2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	siz	<u>e</u>	1	
802	<i>II</i>	ADDHN	writes to low half of the dest. register	0	0	0	0	1	1	1	0	siz	<u>e</u>	1	
803	<i>II</i>	ADDHN2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	siz	<u>e</u>	1	
804	<i>II</i>	SABAL	writes to low half of the dest. register	0	0	0	0	1	1	1	0	siz	<u>e</u>	1	
805	<i>II</i>	SABAL2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	siz	<u>e</u>	1	
806	<i>II</i>	SUBHN	writes to low half of the dest. register	0	0	0	0	1	1	1	0	siz	<u>e</u>	1	
807	<i>II</i>	SUBHN2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	siz	<u>e</u>	1	
808	<i>II</i>	SABDL	writes to low half of the dest. register	0	0	0	0	1	1	1	0	siz	<u>e</u>	1	
809	<i>II</i>	SABDL2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	siz	<u>e</u>	1	
810	<i>II</i>	SMLAL	writes to low half of the dest. register	0	0	0	0	1	1	1	0	siz	<u>e</u>	1	
811	<i>II</i>	SMLAL2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	siz	<u>e</u>	1	
812	<i>II</i>	SQDMLAL	writes to low half of the dest. register	0	0	0	0	1	1	1	0	siz	<u>e</u>	1	
813	<i>II</i>	SQDMLAL2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	siz	<u>e</u>	1	
814	<i>II</i>	SMLSL	writes to low half of the dest. register	0	0	0	0	1	1	1	0	siz	<u>e</u>	1	
815	<i>II</i>	SMLSL2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	siz	<u>e</u>	1	
816	<i>II</i>	SQDMLSL	writes to low half of the dest. register	0	0	0	0	1	1	1	0	siz	<u>e</u>	1	
817	//	SQDMLSL2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	siz	<u>e</u>	1	
818	<i>II</i>	SMULL	writes to low half of the dest. register	0	0	0	0	1	1	1	0	siz	<u>e</u>	1	
819	<i>II</i>	SMULL2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	siz	<u>e</u>	1	
820	<i>II</i>	SQDMULL	writes to low half of the dest. register	0	0	0	0	1	1	1	0	siz	<u>e</u>	1	
821	<i>II</i>	SQDMULL2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	siz	<u>e</u>	1	

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23 2	2 2	20	19
822		PMULL	writes to low half of the dest. register	0	0	0	0	1	1	1	0	size	1		
823		PMULL2	writes to high half of the dest. registe	0	1	0	0	1	1	1	0	size	1		
824		UADDL	writes to low half of the dest. register	0	0	1	0	1	1	1	0	size	1		
825		UADDL2	writes to high half of the dest. registe	0	1	1	0	1	1	1	0	size	1		
826	<i>II</i>	UADDW	writes to low half of the dest. register	0	0	1	0	1	1	1	0	size	1		
827	<i>II</i>	UADDW2	writes to high half of the dest. registe	0	1	1	0	1	1	1	0	size	1		
828	<i>II</i>	USUBL	writes to low half of the dest. register	0	0	1	0	1	1	1	0	size	1		
829	<i>II</i>	USUBL2	writes to high half of the dest. registe	0	1	1	0	1	1	1	0	size	1		
830	<i>II</i>	USUBW	writes to low half of the dest. register	0	0	1	0	1	1	1	0	size	1		
831	<i>II</i>	USUBW2	writes to high half of the dest. registe	0	1	1	0	1	1	1	0	size	1		
832	<i>II</i>	RADDHN	writes to low half of the dest. register	0	0	1	0	1	1	1	0	size	1		
833	<i>II</i>	RADDHN2	writes to high half of the dest. registe	0	1	1	0	1	1	1	0	size	1		
834	<i>II</i>	UABAL	writes to low half of the dest. register	0	0	1	0	1	1	1	0	size	1		
835	<i>II</i>	UABAL2	writes to high half of the dest. registe	0	1	1	0	1	1	1	0	size	1		
836	<i>II</i>	RSUBHN	writes to low half of the dest. register	0	0	1	0	1	1	1	0	size	1		
837	<i>II</i>	RSUBHN2	writes to high half of the dest. registe	0	1	1	0	1	1	1	0	size	1		
838	<i>II</i>	UABDL	writes to low half of the dest. register	0	0	1	0	1	1	1	0	size	1		
839	<i>II</i>	UABDL2	writes to high half of the dest. registe	0	1	1	0	1	1	1	0	size	1		
840	<i>II</i>	UMLAL	writes to low half of the dest. register	0	0	1	0	1	1	1	0	size	1		
841	<i>II</i>	UMLAL2	writes to high half of the dest. registe	0	1	1	0	1	1	1	0	size	1		
842	<i>II</i>	UMLSL	writes to low half of the dest. register	0	0	1	0	1	1	1	0	size	1		
843	<i>II</i>	UMLSL2	writes to high half of the dest. registe	0	1	1	0	1	1	1	0	size	1		
844	<i>II</i>	UMULL	writes to low half of the dest. register	0	0	1	0	1	1	1	0	size	1		
845	<i>II</i>	UMULL2	writes to high half of the dest. registe	0	1	1	0	1	1	1	0	size	1		
846	// Ad	lvSIMD two-reg misc		0	Q	U	0	1	1	1	0	size	1	0	0
847	<i>II</i>	REV64		0	Q	0	0	1	1	1	0	-	- 1	0	0
848	<i>II</i>	REV16		0	Q	0	0	1	1	1	0	-	- 1	0	0
849	<i>II</i>	SADDLP		0	Q	0	0	1	1	1	0	-	- 1	0	0
850	<i>II</i>	SUQADD		0	Q	0	0	1	1	1	0	-	- 1	0	0
851	<i>II</i>	CLS		0	Q	0	0	1	1	1	0	-	- 1	0	0
852	<i>II</i>	CNT		0	Q	0	0	1	1	1	0	-	- 1	0	0
853	<i>II</i>	SADALP		0	Q	0	0	1	1	1	0	-	- 1	0	0
854	<i>II</i>	SQABS		0	Q	0	0	1	1	1	0	-	- 1	0	0
855	<i>II</i>	CMGT		0	Q	0	0	1	1	1	0	-	- 1	0	0

1 in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19
856 <i>II</i>	CMEQ		0	Q	0	0	1	1	1	0	-	-	1	0	0
857 //	CMLT		0	Q	0	0	1	1	1	0	-	-	1	0	0
858 //	ABS		0	Q	0	0	1	1	1	0	-	-	1	0	0
859 //	XTN		0	Q	0	0	1	1	1	0	-	-	1	0	0
860 //	XTN2		0	Q	0	0	1	1	1	0	-	-	1	0	0
861 //	SQXTN		0	Q	0	0	1	1	1	0	-	-	1	0	0
862 //	SQXTN2		0	Q	0	0	1	1	1	0	-	-	1	0	0
863 <i> </i>	FCVTN		0	Q	0	0	1	1	1	0	0	Х	1	0	0
864 //	FCVTN2		0	Q	0	0	1	1	1	0	0	Х	1	0	0
865 //	FCVTL		0	Q	0	0	1	1	1	0	0	Х	1	0	0
866 //	FCVTL2		0	Q	0	0	1	1	1	0	0	Х	1	0	0
867 //	FRINTN		0	Q	0	0	1	1	1	0	0	Х	1	0	0
868 //	FRINTM		0	Q	0	0	1	1	1	0	0	Х	1	0	0
869 //	FCVTNS		0	Q	0	0	1	1	1	0	0	Х	1	0	0
870 //	FCVTMS		0	Q	0	0	1	1	1	0	0	Х	1	0	0
871 //	FCVTAS		0	Q	0	0	1	1	1	0	0	Х	1	0	0
872 //	SCVTF		0	Q	0	0	1	1	1	0	0	Х	1	0	0
873 //	FCMGT		0	Q	0	0	1	1	1	0	1	Х	1	0	0
874 //	FCMEQ		0	Q	0	0	1	1	1	0	1	Х	1	0	0
875 //	FCMLT		0	Q	0	0	1	1	1	0	1	Х	1	0	0
876 //	FABS		0	Q	0	0	1	1	1	0	1	Х	1	0	0
877 //	FRINTP		0	Q	0	0	1	1	1	0	1	Х	1	0	0
878 //	FRINTZ		0	Q	0	0	1	1	1	0	1	Х	1	0	0
879 //	FCVTPS		0	Q	0	0	1	1	1	0	1	Х	1	0	0
880 <i> </i>	FCVTZS		0	Q	0	0	1	1	1	0	1	Х	1	0	0
881 //	URECPE		0	Q	0	0	1	1	1	0	1	Х	1	0	0
882 //	FRECPE		0	Q	0	0	1	1	1	0	1	Х	1	0	0
883 <i> </i>	REV32		0	Q	1	0	1	1	1	0	-	-	1	0	0
884 //	UADDLP		0	Q	1	0	1	1	1	0	-	-	1	0	0
885 //	USQADD		0	Q	1	0	1	1	1	0	-	-	1	0	0
886 <i> </i>	CLZ		0	Q	1	0	1	1	1	0	-	-	1	0	0
887 //	UADALP		0	Q	1	0	1	1	1	0	-	-	1	0	0
888 <i> </i>	SQNEG		0	Q	1	0	1	1	1	0	-	-	1	0	0
889 <i> </i>	CMGE		0	Q	1	0	1	1	1	0	-	-	1	0	0

1 in	_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19
890 //		CMLE		0	Q	1	0	1	1	1	0	-	-	1	0	0
891 <i> </i>		NEG		0	Q	1	0	1	1	1	0	-	-	1	0	0
892 <i> </i>		SQXTUN		0	Q	1	0	1	1	1	0	-	-	1	0	0
893 //		SQXTUN2		0	Q	1	0	1	1	1	0	-	-	1	0	0
894 <i> </i>		SHLL		0	Q	1	0	1	1	1	0	-	-	1	0	0
895 <i> </i>		SHLL2		0	Q	1	0	1	1	1	0	-	-	1	0	0
896 //		UQXTN		0	Q	1	0	1	1	1	0	-	-	1	0	0
897 //		UQXTN2		0	Q	1	0	1	1	1	0	-	-	1	0	0
898 //		FCVTXN		0	Q	1	0	1	1	1	0	0	Х	1	0	0
899 //		FCVTXN2		0	Q	1	0	1	1	1	0	0	Х	1	0	0
900 //		FRINTA		0	Q	1	0	1	1	1	0	0	Х	1	0	0
901 //		FRINTX		0	Q	1	0	1	1	1	0	0	Х	1	0	0
902 //		FCVTNU		0	Q	1	0	1	1	1	0	0	Х	1	0	0
903 //		FCVTMU		0	Q	1	0	1	1	1	0	0	Х	1	0	0
904 //		FCVTAU		0	Q	1	0	1	1	1	0	0	Х	1	0	0
905 //		UCVTF		0	Q	1	0	1	1	1	0	0	Х	1	0	0
906 //		NOT		0	Q	1	0	1	1	1	0	0	0	1	0	0
907 //		RBIT		0	Q	1	0	1	1	1	0	0	1	1	0	0
908 //		FCMGE		0	Q	1	0	1	1	1	0	1	Х	1	0	0
909 //		FCMLE		0	Q	1	0	1	1	1	0	1	Х	1	0	0
910 <i> </i>		FNEG		0	Q	1	0	1	1	1	0	1	Х	1	0	0
911 <i> </i>		FRINTI		0	Q	1	0	1	1	1	0	1	Х	1	0	0
912 <i> </i>		FCVTPU		0	Q	1	0	1	1	1	0	1	Х	1	0	0
913 <i> </i>		FCVTZU		0	Q	1	0	1	1	1	0	1	Х	1	0	0
914 <i> </i>		URSQRTE		0	Q	1	0	1	1	1	0	1	Х	1	0	0
915 //		FRSQRTE		0	Q	1	0	1	1	1	0	1	Х	1	0	0
916 <i> </i>		FSQRT		0	Q	1	0	1	1	1	0	1	Х	1	0	0
917 //	Ad	vSIMD across lanes		0	Q	U	0	1	1	1	0	siz	ze	1	1	0
918 <i> </i>		SADDLV		0	Q	0	0	1	1	1	0	-	-	1	1	0
919 <i> </i>		SMAXV		0	Q	0	0	1	1	1	0	-	-	1	1	0
920 //		SMINV		0	Q	0	0	1	1	1	0	-	-	1	1	0
921 //		ADDV		0	Q	0	0	1	1	1	0	-	-	1	1	0
922 //		UADDLV		0	Q	1	0	1	1	1	0	-	-	1	1	0
923 //		UMAXV		0	Q	1	0	1	1	1	0	-	-	1	1	0

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19
924	<i>II</i>	UMINV		0	Q	1	0	1	1	1	0	-	-	1	1	0
925	<i>II</i>	FMAXNMV		0	Q	1	0	1	1	1	0	0	Х	1	1	0
926	<i>II</i>	FMAXV		0	Q	1	0	1	1	1	0	0	Х	1	1	0
927	<i>II</i>	FMINNMV		0	Q	1	0	1	1	1	0	1	Х	1	1	0
928	<i>II</i>	FMINV		0	Q	1	0	1	1	1	0	1	Х	1	1	0
929	// Ad	lvSIMD copy		0	Q	ор	0	1	1	1	0	0	0	0		İı
930	<i>II</i>	DUP		0	-	0	0	1	1	1	0	0	0	0	-	-
931	<i>II</i>	DUP		0	-	0	0	1	1	1	0	0	0	0	-	-
932		SMOV		0	0	0	0	1	1	1	0	0	0	0	-	-
933	<i>II</i>	UMOV		0	0	0	0	1	1	1	0	0	0	0	-	-
934	<i>II</i>	INS		0	1	0	0	1	1	1	0	0	0	0	-	-
935	<i>II</i>	SMOV		0	1	0	0	1	1	1	0	0	0	0	-	-
936	<i>II</i>	UMOV		0	1	0	0	1	1	1	0	0	0	0	-	-
937	<i>II</i>	INS		0	1	1	0	1	1	1	0	0	0	0	-	-
938	// Ad	dvSIMD vector x indexed element		0	Q	U	0	1	1	1	1	si	ze	L	M	
939		SMLAL		0	Q	0	0	1	1	1	1	-	-	L	М	
940	<i>II</i>	SMLAL2		0	Q	0	0	1	1	1	1	-	-	L	М	
941		SQDMLAL		0	Q	0	0	1	1	1	1	-	-	L	М	
942		SQDMLAL2		0	Q	0	0	1	1	1	1	-	-	L	М	
943		SMLSL		0	Q	0	0	1	1	1	1	-	-	L	М	
944	<i>II</i>	SMLSL2		0	Q	0	0	1	1	1	1	-	-	L	М	
945	<i>II</i>	SQDMLSL		0	Q	0	0	1	1	1	1	-	-	L	М	
946	<i>II</i>	SQDMLSL2		0	Q	0	0	1	1	1	1	-	-	L	М	
947	<i>II</i>	MUL		0	Q	0	0	1	1	1	1	-	-	L	М	
948		SMULL		0	Q	0	0	1	1	1	1	-	-	L	М	
949		SMULL2		0	Q	0	0	1	1	1	1	-	-	L	М	
950		SQDMULL		0	Q	0	0	1	1	1	1	-	-	L	М	
951		SQDMULL2		0	Q	0	0	1	1	1	1	-	-	L	М	
952		SQDMULH		0	Q	0	0	1	1	1	1	-	-	L	М	
953		SQRDMULH		0	Q	0	0	1	1	1	1	-	-	L	М	
954		FMLA		0	Q	0	0	1	1	1	1	1	Х	L	М	
955		FMLS		0	Q	0	0	1	1	1	1	1	X	L	М	
956		FMUL		0	Q	0	0	1	1	1	1	1	X	L	М	
957	<i>II</i>	MLA		0	Q	1	0	1	1	1	1	-	-	L	М	

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19
958		UMLAL		0		1	0	1	1	1	1	-	-	L	М	
959		UMLAL2		0	Q	1	0	1	1	1	1	-	-	L	M	
960		MLS		0	Q	1	0	1	1	1	1	-	-	L	M	
961		UMLSL		0	Q	1	0	1	1	1	1	-	-	L	M	
962		UMLSL2		0	Q	1	0	1	1	1	1	-	-	L	M	
963		UMULL		0	Q	1	0	1	1	1	1	-	-	L	M	
964		UMULL2		0	Q	1	0	1	1	1	1	-	-	L	M	
965		FMULX		0	Q	1	0	1	1	1	1	1	Χ	L	M	
966		IvSIMD modified immediate		0	Q	ор	0	1	1	1	1	0	0	0	0	0
967		MOVI		0	-	0	0	1	1	1	1	0	0	0	0	0
968		ORR		0	-	0	0	1	1	1	1	0	0	0	0	0
969		MOVI		0	-	0	0	1	1	1	1	0	0	0	0	0
970		ORR		0	-	0	0	1	1	1	1	0	0	0	0	0
971		MOVI		0	-	0	0	1	1	1	1	0	0	0	0	0
972		MOVI		0	-	0	0	1	1	1	1	0	0	0	0	0
973		FMOV		0	-	0	0	1	1	1	1	0	0	0	0	0
974		MVNI		0	-	1	0	1	1	1	1	0	0	0	0	0
975		BIC		0	-	1	0	1	1	1	1	0	0	0	0	0
976		MVNI		0	-	1	0	1	1	1	1	0	0	0	0	0
977		BIC		0	-	1	0	1	1	1	1	0	0	0	0	0
978		MVNI		0	-	1	0	1	1	1	1	0	0	0	0	0
979		MOVI		0	0	1	0	1	1	1	1	0	0	0	0	0
980		MOVI		0	1	1	0	1	1	1	1	0	0	0	0	0
981		FMOV		0	1	1	0	1	1	1	1	0	0	0	0	0
982		IvSIMD shift by immediate		0	Q	U	0	1	1	1	1	0		im		
983		SSHR		0	Q	0	0	1	1	1	1	0		imı		
984		SSRA		0	Q	0	0	1	1	1	1	0		imı		
985 986		SRSHR		0	Q Q	0	0	1	1	1	1	0		imi		
		SRSRA SHL		0	Q	0	0	1	1	1	1	0		imi		
987 988		SQSHL		0	Q	0	0	1	1	1	1	0		imı imı		
988		SHRN		0	Q	0	0	1	1	1	1	0		imi		
989		SHRN2		0	Q	0	0	1	1	1	1	0		imi		
990		RSHRN		0	Q	0	0	1	1	1	1	0		imi		
991	"	NOTINI		U	Q	U	U	ı	- 1	1	- 1	U		11111	1111	

1	in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21 20 19
992		RSHRN2		0	Q	0	0	1	1	1	1	0		immh
993		SQSHRN		0	Q	0	0	1	1	1	1	0		immh
994		SQSHRN2		0	Q	0	0	1	1	1	1	0		immh
995		SQRSHRN		0	Q	0	0	1	1	1	1	0		immh
996		SQRSHRN2		0	Q	0	0	1	1	1	1	0		immh
997		SSHLL		0	Q	0	0	1	1	1	1	0		immh
998		SSHLL2		0	Q	0	0	1	1	1	1	0		immh
999		SCVTF		0	Q	0	0	1	1	1	1	0		immh
1000		FCVTZS		0	Q	0	0	1	1	1	1	0		immh
1001		USHR		0	Q	1	0	1	1	1	1	0		immh
1002		USRA		0	Q	1	0	1	1	1	1	0		immh
1003		URSHR		0	Q	1	0	1	1	1	1	0		immh
1004		URSRA		0	Q	1	0	1	1	1	1	0		immh
1005		SRI		0	Q	1	0	1	1	1	1	0		immh
100€		SLI		0	Q	1	0	1	1	1	1	0		immh
1007		SQSHLU		0	Q	1	0	1	1	1	1	0		immh
1008		UQSHL		0	Q	1	0	1	1	1	1	0		immh
1009		SQSHRUN		0	Q	1	0	1	1	1	1	0		immh
1010		SQSHRUN2		0	Q	1	0	1	1	1	1	0		immh
1011		SQRSHRUN		0	Q	1	0	1	1	1	1	0		immh
1012		SQRSHRUN2		0	Q	1	0	1	1	1	1	0		immh
1013		UQSHRN		0	Q	1	0	1	1	1	1	0		immh
1014		UQRSHRN		0	Q	1	0	1	1	1	1	0		immh
1015		UQRSHRN2		0	Q	1	0	1	1	1	1	0		immh
101€		USHLL		0	Q	1	0	1	1	1	1	0		immh
1017		USHLL2		0	Q	1	0	1	1	1	1	0		immh
1018		UCVTF		0	Q	1	0	1	1	1	1	0		immh
1019		FCVTZU		0	Q	1	0	1	1	1	1	0		immh
1020		IVSIMD TBL/TBX		0	Q	0	0	1	1	1	0	op	2	0
1021		TBL		0	Q	0	0	1	1	1	0	0	0	0
1022		TBX		0	Q	0	0	1	1	1	0	0	0	0
1023		TBL		0	Q	0	0	1	1	1	0	0	0	0
1024		TBX		0	Q	0	0	1	1	1	0	0	0	0
1025	<i>II</i>	TBL		0	Q	0	0	1	1	1	0	0	0	0

	•
1026 // TBX 0 Q 0 0 1 1 1 0 0 0	0
1027 // TBL 0 Q 0 0 1 1 1 0 0 0	0
1028 // TBX 0 Q 0 0 1 1 1 0 0 0	0
1025 // AdvSIMD ZIP/UZP/TRN 0 Q 0 0 1 1 1 0 size	0
103(UZP1	0
1031 // TRN1 0 Q 0 0 1 1 1 0 size	0
1032 // ZIP1 0 Q 0 0 1 1 1 0 size	0
103: // UZP2 0 Q 0 0 1 1 1 0 size	0
1034 // TRN2 0 Q 0 0 1 1 1 0 size	0
103t // ZIP2 0 Q 0 0 1 1 1 0 size	0
1036 // AdvSIMD EXT 0 Q 1 0 1 1 1 0 op2	0
1037 // EXT 0 Q 1 0 1 1 1 0 0 0	0
1038 // Loads and stores 1 0	
1035 // AdvSIMD load/store multiple structures 0 Q 0 0 1 1 0 0 0 L	0 0 0
104(ST4	0 0 0
1041 ST1	0 0 0
1042 ST3	0 0 0
104; ST1	0 0 0
1042 ST1	0 0 0
1045 ST2	0 0 0
1046 ST1	0 0 0
104/II LD1 0 Q 0 0 1 1 0 0 0 1	0 0 0
1042 // LD3 0 Q 0 0 1 1 0 0 0 1	0 0 0
105¢ // LD1 0 Q 0 0 1 1 0 0 0 1	0 0 0
1051 // LD1 0 Q 0 0 1 1 0 0 0 1	0 0 0
1057// LD2 0 Q 0 0 1 1 0 0 0 1	0 0 0
1052 // LD1 0 Q 0 0 1 1 0 0 0 1	0 0 0
1052 // AdvSIMD load/store multiple structures (pc 0 Q 0 0 1 1 0 0 1 L	0
1055 // ST4 Rm!= 11111 0 Q 0 0 1 1 0 0 1 0	0
1056 // ST1 Rm!= 11111 0 Q 0 0 1 1 0 0 1 0	0
1057 // ST3 Rm!= 11111 0 Q 0 0 1 1 0 0 1 0	0
1058 // ST1 Rm!= 11111 0 Q 0 0 1 1 0 0 1 0	0
1055 // ST1 Rm!= 11111 0 Q 0 0 1 1 0 0 1 0	0

1 in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19
106(//	ST2	Rm != 11111	0	Q	0	0	1	1	0	0	1	0	0		
1061 //	ST1	Rm != 11111	0	Q	0	0	1	1	0	0	1	0	0		
1062 //	ST4		0	Q	0	0	1	1	0	0	1	0	0	1	1
1063 //	ST1		0	Q	0	0	1	1	0	0	1	0	0	1	1
106₄ //	ST3		0	Q	0	0	1	1	0	0	1	0	0	1	1
106ŧ //	ST1		0	Q	0	0	1	1	0	0	1	0	0	1	1
106€ //	ST1		0	Q	0	0	1	1	0	0	1	0	0	1	1
1067 //	ST2		0	Q	0	0	1	1	0	0	1	0	0	1	1
1068 //	ST1		0	Q	0	0	1	1	0	0	1	0	0	1	1
1069 //	LD4	Rm != 11111	0	Q	0	0	1	1	0	0	1	1	0		
107(//	LD1	Rm != 11111	0	Q	0	0	1	1	0	0	1	1	0		
1071 //	LD3	Rm != 11111	0	Q	0	0	1	1	0	0	1	1	0		
1072 //	LD1	Rm != 11111	0	Q	0	0	1	1	0	0	1	1	0		
1073 //	LD1	Rm != 11111	0	Q	0	0	1	1	0	0	1	1	0		
1074 //	LD2	Rm != 11111	0	Q	0	0	1	1	0	0	1	1	0		
1075 //	LD1	Rm != 11111	0	Q	0	0	1	1	0	0	1	1	0		
1076 //	LD4		0	Q	0	0	1	1	0	0	1	1	0	1	1
1077 //	LD1		0	Q	0	0	1	1	0	0	1	1	0	1	1
1078 //	LD3		0	Q	0	0	1	1	0	0	1	1	0	1	1
1075 //	LD1		0	Q	0	0	1	1	0	0	1	1	0	1	1
108(//	LD1		0	Q	0	0	1	1	0	0	1	1	0	1	1
1081 //	LD2		0	Q	0	0	1	1	0	0	1	1	0	1	1
1082 //	LD1		0	Q	0	0	1	1	0	0	1	1	0	1	1
	dvSIMD load/store single structure		0	Q	0	0	1	1	0	1	0	L	R	0	0
1084	ST1		0	Q	0	0	1	1	0	1	0	0	0	0	0
1085 //	ST3		0	Q	0	0	1	1	0	1	0	0	0	0	0
1086 //	ST1		0	Q	0	0	1	1	0	1	0	0	0	0	0
1087 //	ST3		0	Q	0	0	1	1	0	1	0	0	0	0	0
1088 //	ST1		0	Q	0	0	1	1	0	1	0	0	0	0	0
1089 //	ST1		0	Q	0	0	1	1	0	1	0	0	0	0	0
109(//	ST3		0	Q	0	0	1	1	0	1	0	0	0	0	0
1091 //	ST3		0	Q	0	0	1	1	0	1	0	0	0	0	0
1092 //	ST2		0	Q	0	0	1	1	0	1	0	0	1	0	0
1093 //	ST4		0	Q	0	0	1	1	0	1	0	0	1	0	0

1 in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19
1094 //	ST2		0	Q	0	0	1	1	0	1	0	0	1	0	0
1095 //	ST4		0	Q	0	0	1	1	0	1	0	0	1	0	0
1096 //	ST2		0	Q	0	0	1	1	0	1	0	0	1	0	0
1097 //	ST2		0	Q	0	0	1	1	0	1	0	0	1	0	0
1098 //	ST4		0	Q	0	0	1	1	0	1	0	0	1	0	0
1099 //	ST4		0	Q	0	0	1	1	0	1	0	0	1	0	0
1100 //	LD1		0	Q	0	0	1	1	0	1	0	1	0	0	0
1101 //	LD3		0	Q	0	0	1	1	0	1	0	1	0	0	0
1102 //	LD1		0	Q	0	0	1	1	0	1	0	1	0	0	0
1103 //	LD3		0	Q	0	0	1	1	0	1	0	1	0	0	0
110∠ //	LD1		0	Q	0	0	1	1	0	1	0	1	0	0	0
1105 //	LD1		0	Q	0	0	1	1	0	1	0	1	0	0	0
1106 //	LD3		0	Q	0	0	1	1	0	1	0	1	0	0	0
1107 //	LD3		0	Q	0	0	1	1	0	1	0	1	0	0	0
1108 //	LD1R		0	Q	0	0	1	1	0	1	0	1	0	0	0
1109 //	LD3R		0	Q	0	0	1	1	0	1	0	1	0	0	0
111(//	LD2		0	Q	0	0	1	1	0	1	0	1	1	0	0
1111//	LD4		0	Q	0	0	1	1	0	1	0	1	1	0	0
1112 //	LD2		0	Q	0	0	1	1	0	1	0	1	1	0	0
1118 //	LD4		0	Q	0	0	1	1	0	1	0	1	1	0	0
1114	LD2		0	Q	0	0	1	1	0	1	0	1	1	0	0
1115	LD2		0	Q	0	0	1	1	0	1	0	1	1	0	0
1116	LD4		0	Q	0	0	1	1	0	1	0	1	1	0	0
1117 //	LD4		0	Q	0	0	1	1	0	1	0	1	1	0	0
1118	LD2R		0	Q	0	0	1	1	0	1	0	1	1	0	0
1119 //	LD4R		0	Q	0	0	1	1	0	1	0	1	1	0	0
	dvSIMD load/store single structure (post		0	Q	0	0	1	1	0	1	1	L	R		
1121 //	ST1	Rm != 11111	0	Q	0	0	1	1	0	1	1	0	0		
1122	ST3	Rm!= 11111	0	Q	0	0	1	1	0	1	1	0	0		
1125	ST1	Rm!= 11111	0	Q	0	U	1	1	U	1	T 4	0	0		
1124	ST3	Rm!= 11111	0	Q	0	U	1	1	U	1	T 4	0	0		
1125	ST1	Rm!= 11111	0	Q	0	U	ا ا	 	U	1	1	0	0		
1126	ST1	Rm!= 11111	0	Q	0	U	1	1	0	1	T	0	0		
1127 //	ST3	Rm != 11111	0	Q	0	0	1	1	0	1	1	0	0		

1 in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19
1128 //	ST3	Rm != 11111	0	Q	0	0	1	1	0	1	1	0	0		
1129 //	ST1		0	Q	0	0	1	1	0	1	1	0	0	1	1
113(//	ST3		0	Q	0	0	1	1	0	1	1	0	0	1	1
1131 //	ST1		0	Q	0	0	1	1	0	1	1	0	0	1	1
1132 //	ST3		0	Q	0	0	1	1	0	1	1	0	0	1	1
1138 //	ST1		0	Q	0	0	1	1	0	1	1	0	0	1	1
1134 //	ST1		0	Q	0	0	1	1	0	1	1	0	0	1	1
1135 //	ST3		0	Q	0	0	1	1	0	1	1	0	0	1	1
113€ //	ST3		0	Q	0	0	1	1	0	1	1	0	0	1	1
1137 //	ST2	Rm != 11111	0	Q	0	0	1	1	0	1	1	0	1		
1138 //	ST4	Rm != 11111	0	Q	0	0	1	1	0	1	1	0	1		
1139 //	ST2	Rm != 11111	0	Q	0	0	1	1	0	1	1	0	1		
114(//	ST4	Rm != 11111	0	Q	0	0	1	1	0	1	1	0	1		
1141 <i> </i>	ST2	Rm != 11111	0	Q	0	0	1	1	0	1	1	0	1		
1142 //	ST2	Rm != 11111	0	Q	0	0	1	1	0	1	1	0	1		
1143 //	ST4	Rm != 11111	0	Q	0	0	1	1	0	1	1	0	1		
1144 //	ST4	Rm != 11111	0	Q	0	0	1	1	0	1	1	0	1		
1145 //	ST2		0	Q	0	0	1	1	0	1	1	0	1	1	1
114€ //	ST4		0	Q	0	0	1	1	0	1	1	0	1	1	1
1147 //	ST2		0	Q	0	0	1	1	0	1	1	0	1	1	1
1148 //	ST4		0	Q	0	0	1	1	0	1	1	0	1	1	1
1149 //	ST2		0	Q	0	0	1	1	0	1	1	0	1	1	1
115(//	ST2		0	Q	0	0	1	1	0	1	1	0	1	1	1
1151 //	ST4		0	Q	0	0	1	1	0	1	1	0	1	1	1
1152 //	ST4		0	Q	0	0	1	1	0	1	1	0	1	1	1
1153 //	LD1	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	0		
1154 //	LD3	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	0		
115ŧ //	LD1	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	0		
1156 //	LD3	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	0		
1157 //	LD1	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	0		
1158 //	LD1	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	0		
1159 //	LD3	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	0		
116(//	LD3	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	0		
1161 //	LD1R	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	0		

1 in_use	Opcode	comments	31	30	29	28	27	26	25	24	23	22	21	20	19
1162 //	LD3R	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	0		
1163 //	LD1		0	Q	0	0	1	1	0	1	1	1	0	1	1
1164 //	LD3		0	Q	0	0	1	1	0	1	1	1	0	1	1
116ŧ //	LD1		0	Q	0	0	1	1	0	1	1	1	0	1	1
1166 //	LD3		0	Q	0	0	1	1	0	1	1	1	0	1	1
1167 //	LD1		0	Q	0	0	1	1	0	1	1	1	0	1	1
1168 //	LD1		0	Q	0	0	1	1	0	1	1	1	0	1	1
1169 //	LD3		0	Q	0	0	1	1	0	1	1	1	0	1	1
117(//	LD3		0	Q	0	0	1	1	0	1	1	1	0	1	1
1171 //	LD1R		0	Q	0	0	1	1	0	1	1	1	0	1	1
1172 //	LD3R		0	Q	0	0	1	1	0	1	1	1	0	1	1
1173 //	LD2	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	1		
1174 //	LD4	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	1		
1175 //	LD2	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	1		
1176 //	LD4	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	1		
1177 //	LD2	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	1		
1178 //	LD2	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	1		
1175 //	LD4	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	1		
118(//	LD4	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	1		
1181 //	LD2R	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	1		
1182 //	LD4R	Rm != 11111	0	Q	0	0	1	1	0	1	1	1	1		
1183 //	LD2		0	Q	0	0	1	1	0	1	1	1	1	1	1
1184 //	LD4		0	Q	0	0	1	1	0	1	1	1	1	1	1
1185 //	LD2		0	Q	0	0	1	1	0	1	1	1	1	1	1
1186 //	LD4		0	Q	0	0	1	1	0	1	1	1	1	1	1
1187 //	LD2		0	Q	0	0	1	1	0	1	1	1	1	1	1
1188 //	LD2		0	Q	0	0	1	1	0	1	1	1	1	1	1
1189 //	LD4		0	Q	0	0	1	1	0	1	1	1	1	1	1
119(//	LD4		0	Q	0	0	1	1	0	1	1	1	1	1	1
1191 <i> </i>	LD2R		0	Q	0	0	1	1	0	1	1	1	1	1	1
1192 //	LD4R		0	Q	0	0	1	1	0	1	1	1	1	1	1

1	in	_ •	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary
2		UNALLOCATED																				
3		_·	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x00000000
4		Branch, exception generation and syst																				
5		Compare _ Branch (immediate)					nm1												Rt			
6		CBZ					nm1												Rt			0x34000000
7		CBNZ					nm1												Rt			0x35000000
8		CBZ					nm1												Rt			0xB4000000
9		CBNZ				ır	nm1	9											Rt			0xB5000000
10		Test bit & branch (immediate)							imn										Rt Rt			0x36000000
11 12		TBZ TBNZ							imm										Rt			0x37000000
13		Conditional branch (immediate)				ir	nm1	9	1111111	114							_		CO	nd		0.37000000
14		B_cond					nm1	-									0		co			0x54000000
15		Exception generation						imn	n16								-	_	-	-	_	
16	//	SVC						imn									0	0	0	0	1	0xD4000001
17	//	HVC						imn									0	0	0	1	0	0xD4000002
18	//	SMC						imn									0	0	0	1	1	0xD4000003
19		BRK						imn									0	0	0	0	0	0xD4200000
20	//	HLT						imn									0	0	0	0	0	0xD4400000
21	//	DCPS1						imn									0	0	0	0	1	0xD4A00001
22	//	DCPS2						imn									0	0	0	1	0	0xD4A00002
23	//	DCPS3						imn									0	0	0	1	1	0xD4A00003
24	//	System		op1			CI	₹n			CR	2m		c	p2		·		Rt	•	•	
25	//	MSR		op1		0	1	0	0		CR				р2		1	1	1	1	1	0xD500401F
26	//		0	1	1	0	0	1	0		CR				p2		1	1	1	1	1	0xD503201F
27	//		0	1	1	0	0	1	1		CR	_		0	1	0	1	1	1	1	1	0xD503305F
28	//		0	1	1	0	0	1	1		CR	_		1	0	0	1	1	1	1	1	0xD503309F
29	//		0	1	1	0	0	1	1		CR	_		1	0	1	1	1	1	1	1	0xD50330BF
30	//		0	1	1	0	0	1	1		CR	_		1	1	0	1	1	1	1	1	0xD50330DF
31	//	SYS	-	' ор1	•	U	CR	-	•		CR	_		-	p2	U	•	•	Rt	٠	٠	0xD5080000
32	//	MSR		op1			CR				CR				,р2 p2				Rt			0xD5100000
	//	SYSL		•			CR	_			CR	_			р2 р2				Rt			0xD5100000
33	//	MRS		op1				_			_	_			•				Rt			0xD5200000
34 35	11			op1			CR	_	13		CR.	_111	F	≀n	p2				op4			0.0000000
36			p2 1	1	1	0	0	0 o k)3 0	0	0			Rn			0	0	0 p4	0	0	0xD61F0000
37			1	1	1	0	0	0	0	0	0			Rn			0	0	0	0	0	0xD63F0000
31		DEIX	•	•	•	9	9	J	9	9	9		•				J	9	9	9	9	

1 i i	n_use	Opcode	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary
38		RET	1	1	1	0	0	0	0	0	0			Rn			0	0	0	0	0	0xD65F0000
39 //	/	ERET	1	1	1	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0xD69F03E0
40 //	/	DRPS	1	1	1	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0xD6BF03E0
41 //	/ Ur	conditional branch (immediate)						imn	n26													
42 //		В						imn	n26													0x14000000
43 //	/	BL						imn														0x94000000
44	Load	ls and stores																				
45	Lo	ad/store exclusive	Rs			-			Rt2					Rn					Rt			
46		STXRB	Rs			0			Rt2					Rn					Rt			0x08000000
47		STLXRB	Rs			1			Rt2					Rn					Rt			0x08008000
48		LDXRB	Rs			0			Rt2					Rn					Rt			0x08400000
49		LDAXRB	Rs			1			Rt2					Rn					Rt			0x08408000
50		STLRB	Rs			1			Rt2					Rn					Rt			0x08808000
51		LDARB	Rs			1			Rt2					Rn					Rt			0x08C08000
52		STXRH	Rs			0			Rt2					Rn					Rt			0x48000000
53		STLXRH	Rs			1			Rt2					Rn					Rt			0x48008000
54		LDXRH	Rs			0			Rt2					Rn					Rt			0x48400000
55		LDAXRH	Rs			1			Rt2					Rn					Rt			0x48408000
56		STLRH	Rs			1			Rt2					Rn					Rt			0x48808000
57		LDARH	Rs			1			Rt2					Rn					Rt			0x48C08000
58		STXR	Rs			0			Rt2					Rn					Rt			0x88000000
59		STLXR	Rs			1			Rt2					Rn					Rt			0x88008000
60		STXP	Rs			0			Rt2					Rn					Rt			0x88200000
61		STLXP	Rs			1			Rt2					Rn					Rt			0x88208000
62		LDXR	Rs			0			Rt2					Rn					Rt			0x88400000
63		LDAXR	Rs			1			Rt2					Rn					Rt			0x88408000
64		LDXP	Rs			0			Rt2					Rn					Rt			0x88600000
65		LDAXP	Rs			1			Rt2					Rn					Rt			0x88608000
66		STLR	Rs			1			Rt2					Rn					Rt			0x88808000
67		LDAR	Rs			1			Rt2					Rn					Rt			0x88C08000
68		STXR	Rs			0			Rt2					Rn					Rt			0xC8000000
69		STLXR	Rs			1			Rt2					Rn					Rt			0xC8008000
70		STXP	Rs			0			Rt2					Rn					Rt			0xC8200000
71		STLXP	Rs			1			Rt2					Rn					Rt			0xC8208000
72		LDXR	Rs			0			Rt2					Rn					Rt			0xC8400000
73		LDAXR	Rs			1			Rt2					Rn					Rt			0xC8408000
74		LDXP	Rs			0			Rt2					Rn					Rt			0xC8600000

1	in_use Opcode		16 15 14 13		0 9	8	-	6	5	4	3	_	I	0	Binary
75	LDAXP	Rs	1	Rt2			Rn					Rt			0xC8608000
76	STLR	Rs	1	Rt2			Rn					Rt			0xC8808000
77	LDAR	Rs	1	Rt2			Rn					Rt			0xC8C08000
78	Load register (literal)		imm19									Rt			
79	LDR		imm19									Rt			0x18000000
80	LDR		imm19									Rt			0x1C000000
81	LDR		imm19									Rt			0x58000000
82	LDR		imm19									Rt			0x5C000000
83	LDRSW		imm19									Rt			0x98000000
84	LDR		imm19									Rt			0x9C000000
85	PRFM		imm19									Rt			0xD8000000
86	Load/store no-allocate pair (offset)	mm7		Rt2			Rn					Rt			
87	STNP	mm7		Rt2			Rn					Rt			0x28000000
88	LDNP	mm7		Rt2			Rn					Rt			0x28400000
89	STNP	mm7		Rt2			Rn					Rt			0x2C000000
90	LDNP	mm7		Rt2			Rn					Rt			0x2C400000
91	STNP	mm7		Rt2			Rn					Rt			0x6C000000
92	LDNP	mm7		Rt2			Rn					Rt			0x6C400000
93	STNP	mm7		Rt2			Rn					Rt			0xA8000000
94	LDNP	mm7		Rt2			Rn					Rt			0xA8400000
95	STNP	mm7		Rt2			Rn					Rt			0xAC000000
96	LDNP	mm7		Rt2			Rn					Rt			0xAC400000
97	Load/store register pair (post-indexed)	mm7		Rt2			Rn					Rt			
98	STP	mm7		Rt2			Rn					Rt			0x28800000
99	LDP	mm7		Rt2			Rn					Rt			0x28C00000
100	STP	mm7		Rt2			Rn					Rt			0x2C800000
101	LDP	mm7		Rt2			Rn					Rt			0x2CC00000
102	LDPSW	mm7		Rt2			Rn					Rt			0x68C00000
103	STP	mm7		Rt2			Rn Rn					Rt			0x6C800000 0x6CC00000
104	LDP STP	mm7 mm7		Rt2 Rt2			Rn					Rt Rt			0x0CC00000
105 106	LDP	mm7		Rt2			Rn					Rt			0xA8C00000
106	STP	mm7		Rt2			Rn					Rt			0xAC800000
107	LDP	mm7		Rt2			Rn					Rt			0xACC00000
100	Load/store register pair (offset)	mm7		Rt2			Rn					Rt			2.2 (0 0 0 0 0 0 0
				-								-			

1 in_use	Opcode	18 17	' 16 15 14	13 12	11	10 9	8	7	6	5 4	4 3	2	1	0	Binary
110	STP	mm7		Rt2				Rn				Rt			0x29000000
111	LDP	mm7		Rt2				Rn				Rt			0x29400000
112	STP	mm7		Rt2				Rn				Rt			0x2D000000
113	LDP	mm7		Rt2				Rn				Rt			0x2D400000
114	LDPSW	mm7		Rt2				Rn				Rt			0x69400000
115	STP	mm7		Rt2				Rn				Rt			0x6D000000
116	LDP	mm7		Rt2				Rn				Rt			0x6D400000
117	STP	mm7		Rt2				Rn				Rt			0xA9000000
118	LDP	mm7		Rt2				Rn				Rt			0xA9400000
119	STP	mm7		Rt2				Rn				Rt			0xAD000000
120	LDP	mm7		Rt2				Rn				Rt			0xAD400000
121 L o	pad/store register pair (pre-indexed)	mm7		Rt2				Rn				R			
122	STP	mm7		Rt2				Rn				Rt			0x29800000
123	LDP	mm7		Rt2				Rn				Rt			0x29C00000
124	STP	mm7		Rt2				Rn				Rt			0x2D800000
125	LDP	mm7		Rt2				Rn				Rt			0x2DC00000
126	LDPSW	mm7		Rt2				Rn				Rt			0x69C00000
127	STP	mm7		Rt2				Rn				Rt			0x6D800000
128	LDP	mm7		Rt2				Rn				Rt			0x6DC00000
129	STP	mm7		Rt2				Rn				Rt			0xA9800000
130	LDP	mm7		Rt2				Rn				Rt			0xA9C00000
131	STP	mm7		Rt2				Rn				Rt			0xAD800000
132	LDP	mm7		Rt2				Rn				Rt			0xADC00000
133 L o	pad/store register (unscaled immediate)		imm9		0	0		Rn				Rt			
134	STURB		imm9		0	0		Rn				Rt			0x38000000
135	LDURB		imm9		0	0		Rn				Rt			0x38400000
136	LDURSB		imm9		0	0		Rn				Rt			0x38800000
137	LDURSB		imm9		0	0		Rn				Rt			0x38C00000
138	STUR		imm9		0	0		Rn				Rt			0x3C000000
139	LDUR		imm9		0	0		Rn				Rt			0x3C400000
140	STUR		imm9		0	0		Rn				Rt			0x3C800000
141	LDUR		imm9		0	0		Rn				Rt			0x3CC00000
142	STURH		imm9		0	0		Rn				Rt			0x78000000
143	LDURH		imm9		0	0		Rn				Rt			0x78400000
144	LDURSH		imm9		0	0		Rn				Rt			0x78800000
145	LDURSH		imm9		0	0		Rn				Rt			0x78C00000
146	STUR		imm9		0	0		Rn				Rt			0x7C000000
147	LDUR		imm9		0	0		Rn				Rt			0x7C400000

1	in_use	Opcode	18 17 16 15 14 1	3 12 11	10	9	8 7	6	5	4	3	2	1	0	Binary
148		STUR	imm9	0	0		Rn					Rt			0xB8000000
149		LDUR	imm9	0	0		Rn					Rt			0xB8400000
150		LDURSW	imm9	0	0		Rn					Rt			0xB8800000
151		STUR	imm9	0	0		Rn					Rt			0xBC000000
152		LDUR	imm9	0	0		Rn					Rt			0xBC400000
153		STUR	imm9	0	0		Rn					Rt			0xF8000000
154		LDUR	imm9	0	0		Rn					Rt			0xF8400000
155		PRFUM	imm9	0	0		Rn					Rt			0xF8800000
156		STUR	imm9	0	0		Rn					Rt			0xFC000000
157		LDUR	imm9	0	0		Rn					Rt			0xFC400000
158	Lo	ad/store register (immediate post-indexe		0	1		Rn					Rt			
159		STRB	imm9	0	1		Rn					Rt			0x38000400
160		LDRB	imm9	0	1		Rn					Rt			0x38400400
161		LDRSB	imm9	0	1		Rn					Rt			0x38800400
162		LDRSB	imm9	0	1		Rn					Rt			0x38C00400
163		STR	imm9	0	1		Rn					Rt			0x3C000400
164		LDR	imm9	0	1		Rn					Rt			0x3C400400
165		STR	imm9	0	1		Rn					Rt			0x3C800400
166		LDR	imm9	0	1		Rn					Rt			0x3CC00400
167		STRH	imm9	0	1		Rn					Rt			0x78000400
168		LDRH	imm9	0	1		Rn					Rt			0x78400400
169		LDRSH	imm9	0	1		Rn					Rt			0x78800400
170		LDRSH	imm9	0	1		Rn					Rt			0x78C00400
171		STR	imm9	0	1		Rn					Rt			0x7C000400
172		LDR	imm9	0	1		Rn					Rt			0x7C400400
173		STR	imm9	0	1		Rn					Rt			0xB8000400
174		LDR	imm9	0	1		Rn					Rt			0xB8400400
175		LDRSW	imm9	0	1		Rn					Rt			0xB8800400
176		STR	imm9	0	1		Rn					Rt			0xBC000400
177		LDR	imm9	0	1		Rn					Rt			0xBC400400
178		STR	imm9	0	1		Rn					Rt			0xF8000400
179		LDR	imm9	0	1		Rn					Rt			0xF8400400
180		STR	imm9	0	1		Rn					Rt			0xFC000400
181		LDR	imm9	0	1		Rn					Rt			0xFC400400
182	Lo	ad/store register (unprivileged)	imm9	1	0		Rn					Rt			
183		STTRB	imm9	1	0		Rn					Rt			0x38000800
184		LDTRB	imm9	1	0		Rn					Rt			0x38400800
185		LDTRSB	imm9	1	0		Rn					Rt			0x38800800

1	in_use	Opcode	18 1	7 16 1	5 14 1	3 12	11	10	9 8	7	6	5	4	3	2	1	0	Binary
186		LDTRSB		imm9			1	0		Rn					Rt			0x38C00800
187		STTRH		imm9			1	0		Rn					Rt			0x78000800
188		LDTRH		imm9			1	0		Rn					Rt			0x78400800
189		LDTRSH		imm9			1	0		Rn					Rt			0x78800800
190		LDTRSH		imm9			1	0		Rn					Rt			0x78C00800
191		STTR		imm9			1	0		Rn					Rt			0xB8000800
192		LDTR		imm9			1	0		Rn					Rt			0xB8400800
193		LDTRSW		imm9			1	0		Rn					Rt			0xB8800800
194		STTR		imm9			1	0		Rn					Rt			0xF8000800
195		LDTR		imm9			1	0		Rn					Rt			0xF8400800
196	Lo	ad/store register (immediate pre-indexed	С	imm9			1	1		Rn					Rt			
197		STRB		imm9			1	1		Rn					Rt			0x38000C00
198		LDRB		imm9			1	1		Rn					Rt			0x38400C00
199		LDRSB		imm9			1	1		Rn					Rt			0x38800C00
200		LDRSB		imm9			1	1		Rn					Rt			0x38C00C00
201		STR		imm9			1	1		Rn					Rt			0x3C000C00
202		LDR		imm9			1	1		Rn					Rt			0x3C400C00
203		STR		imm9			1	1		Rn					Rt			0x3C800C00
204		LDR		imm9			1	1		Rn					Rt			0x3CC00C00
205		STRH		imm9			1	1		Rn					Rt			0x78000C00
206		LDRH		imm9			1	1		Rn					Rt			0x78400C00
207		LDRSH		imm9			1	1		Rn					Rt			0x78800C00
208		LDRSH		imm9			1	1		Rn					Rt			0x78C00C00
209		STR		imm9			1	1		Rn					Rt			0x7C000C00
210		LDR		imm9			1	1		Rn					Rt			0x7C400C00
211		STR		imm9			1	1		Rn					Rt			0xB8000C00
212		LDR		imm9			1	1		Rn					Rt			0xB8400C00
213		LDRSW		imm9			1	1		Rn					Rt			0xB8800C00
214		STR		imm9			1	1		Rn					Rt			0xBC000C00
215		LDR		imm9			1	1		Rn					Rt			0xBC400C00
216		STR		imm9			1	1		Rn					Rt			0xF8000C00
217		LDR		imm9			1	1		Rn					Rt			0xF8400C00
218		STR		imm9			1	1		Rn					Rt			0xFC000C00
219		LDR		imm9			1	1		Rn					Rt			0xFC400C00
220	Lo	ad/store register (register offset)	Rm		option	S	1	0		Rn					Rt			
221		STRB	Rm	-		- S	1	0		Rn					Rt			0x38200800
222		LDRB	Rm	-		- S	1	0		Rn					Rt			0x38600800
223		LDRSB	Rm	-		- S	1	0		Rn					Rt			0x38A00800

1	in_use	Opcode	18 1	7 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary
224	_	LDRSB	Rm		-	-	-	S	1	0			Rn					Rt			0x38E00800
225		STR	Rm		-	-	-	S	1	0			Rn					Rt			0x3C200800
226		LDR	Rm		-	-	-	S	1	0			Rn					Rt			0x3C600800
227		STR	Rm		-	-	-	S	1	0			Rn					Rt			0x3CA00800
228		LDR	Rm		-	-	-	S	1	0			Rn					Rt			0x3CE00800
229		STRH	Rm		-	-	-	S	1	0			Rn					Rt			0x78200800
230		LDRH	Rm		-	-	-	S	1	0			Rn					Rt			0x78600800
231		LDRSH	Rm		-	-	-	S	1	0			Rn					Rt			0x78A00800
232		LDRSH	Rm		-	-	-	S	1	0			Rn					Rt			0x78E00800
233		STR	Rm		-	-	-	S	1	0			Rn					Rt			0x7C200800
234		LDR	Rm		-	-	-	S	1	0			Rn					Rt			0x7C600800
235		STR	Rm		-	-	-	S	1	0			Rn					Rt			0xB8200800
236		LDR	Rm		-	-	-	S	1	0			Rn					Rt			0xB8600800
237		LDRSW	Rm		-	-	-	S	1	0			Rn					Rt			0xB8A00800
238		STR	Rm		-	-	-	S	1	0			Rn					Rt			0xBC200800
239		LDR	Rm		-	-	-	S	1	0			Rn					Rt			0xBC600800
240		STR	Rm		-	-	-	S	1	0			Rn					Rt			0xF8200800
241		LDR	Rm		-	-	-	S	1	0			Rn					Rt			0xF8600800
243		STR	Rm		-	-	-	S	1	0			Rn					Rt			0xFC200800
244		LDR	Rm		-	-	-	S	1	0			Rn					Rt			0xFC600800
242		PRFM	Rm		-	-	-	S	1	0			Rn					Rt			0xF8A00800
245	Lo	ad/store register (unsigned immediate)		imr	n12								Rn					Rt			
246		STRB		imn									Rn					Rt			0x39000000
247		LDRB			n12								Rn					Rt			0x39400000
248		LDRSB			n12								Rn					Rt			0x39800000
249		LDRSB		imn	n12								Rn					Rt			0x39C00000
250		STR		imn	n12								Rn					Rt			0x3D000000
251		LDR		imn	n12								Rn					Rt			0x3D400000
252		STR			n12								Rn					Rt			0x3D800000
253		LDR		imn	n12								Rn					Rt			0x3DC00000
254		STRH		imn	n12								Rn					Rt			0x79000000
255		LDRH			n12								Rn					Rt			0x79400000
256		LDRSH		imn	n12								Rn					Rt			0x79800000
257		LDRSH			n12								Rn					Rt			0x79C00000
258		STR			n12								Rn					Rt			0x7D000000
259		LDR			n12								Rn					Rt			0x7D400000
260		STR			n12								Rn					Rt			0xB9000000
261		LDR		imn	n12								Rn					Rt			0xB9400000

LDRSW	1	in_use Opcode	18 17	16 15 14 13 12 11	10 9		6	5	4	3	2	1	0	Binary
2e4 LDR imm12 Rn Rt OxBD400000 2e5 STR imm12 Rn Rt OxF9000000 2e8 STR imm12 Rn Rt OxF9000000 2e9 LDR imm12 Rn Rt OxF0000000 2e7 PRFM imm12 Rn Rt OxF0000000 2e7 PRFM imm12 Rn Rt OxF9800000 2e7 PRFM imm12 Rn Rt OxF9800000 2e7 PRFM imm6 Imm8 Rd Rd OXF9800000 2e70 Data processing – Immediate Imm8in Rd Rd OXF9800000 Rd OXF9800000 Rd OXF9800000 Rd OXF9800000 Rd OXF9800000 Rd OXF9800000 Rd OXF9800000 Rd OXF9800000 Rd OXF98000000 Rd OXF9800000 Rd OXF9800000 Rd OXF9800000 Rd OXF98000000 Rd OXF9800000	262	LDRSW		imm12		Rn					Rt			
265 STR imm12 Rn Rt 0xF9000000 266 LDR imm12 Rn Rt 0xF9000000 269 LDR imm12 Rn Rt 0xF0000000 267 PRFM imm12 Rn Rt 0xF000000 267 PRFM imm12 Rn Rt 0xF000000 267 PRFM imm12 Rn Rt 0x10000000 270 Data processing – Immediate Immhi Rd 0x10000000 272 ADR immhi Rd 0x10000000 273 ADRP immhi Rd 0x10000000 274 Add/subtract (immediate) imm12 Rn Rd 0x31000000 275 ADD imm12 Rn Rd 0x31000000 276 ADDS imm12 Rn Rd 0x31000000 277 SUB imm12 Rn Rd 0x31000000 278 SUBS imm12	263	STR		imm12							Rt			0xBD000000
266 LDR imm12 Rn Rt 0xF9400000 268 STR imm12 Rn Rt 0xF000000 267 PRFM imm12 Rn Rt 0xF9800000 270 PRFM imm12 Rn Rt 0xF9800000 270 Data processing – Immediate Immhi Rd 0x10000000 272 ADR immhi Rd 0x90000000 273 ADRP immhi Rd 0x90000000 274 Add/subtract (immediate) imm12 Rn Rd 0x90000000 275 ADD imm12 Rn Rd 0x11000000 276 ADDS imm12 Rn Rd 0x311000000 277 SUB imm12 Rn Rd 0x51000000 278 ADD imm12 Rn Rd 0x51000000 279 ADD imm12 Rn Rd 0x51000000 280 ADDS imm12	264	LDR		imm12		Rn					Rt			0xBD400000
288 STR imm12 Rn Rt 0xFD000000 269 LDR imm12 Rn Rt 0xFD400000 267 PRFM imm12 Rn Rt 0xFD400000 270 Data processing – Immediate Immhi Rn Rd 271 PC-rel. addressing immhi Rd 0x1000000 273 ADRP immhi Rd 0x30000000 274 Add/subract (immediate) imm12 Rn Rd 0x11000000 276 ADDS imm12 Rn Rd 0x31000000 277 SUB imm12 Rn Rd 0x51000000 278 SUBS imm12 Rn Rd 0x51000000 279 ADD imm12 Rn Rd 0x5100000 281 SUBS imm12 Rn Rd 0x5100000 281 SUB imm12 Rn Rd 0x51000000 282	265	STR		imm12		Rn					Rt			0xF9000000
269 LDR imm12 Rn Rt 0xFD400000 267 Data processing − Immediate Imm12 Rn Rt 0xF9800000 271 PC-rel. addressing immhi Rd C Rd C Rd Cx10000000 272 ADR immhi Rd 0x9000000 C Rd 0x90000000 C Rd 0x90000000 C RD Rd 0x90000000 C RD Rd 0x90000000 C RD Rd 0x90000000 C RD Rd 0x90000000 C RD Rd 0x90000000 C RD RD RD C RD CX9000000 C RD RD RD CX91000000 C RD RD RD CX91000000 RD RD RD RD CX91000000 RD RD RD RD RD RD RD RD RD RD RD RD RD RD RD RD R	266	LDR		imm12		Rn					Rt			0xF9400000
PRFM	268	STR		imm12		Rn					Rt			0xFD000000
PC-rel. addressing	269	LDR		imm12		Rn					Rt			0xFD400000
271 PC-rel. addressing immhi Rd 0x10000000 272 ADR immhi Rd 0x10000000 273 ADRP immhi Rd 0x900000000 274 Add/subtract (immediate) imm12 Rn Rd 0x11000000 275 ADD imm12 Rn Rd 0x31000000 276 ADDS imm12 Rn Rd 0x51000000 277 SUB imm12 Rn Rd 0x51000000 279 ADD imm12 Rn Rd 0x71000000 279 ADD imm12 Rn Rd 0x71000000 281 SUBS imm12 Rn Rd 0x81000000 281 SUBS imm12 Rn Rd 0x81000000 282 SUBS imm12 Rn Rd 0x81000000 283 Logical (immediate) mr imms Rn Rd 0x12000000 284 AND	267	PRFM		imm12		Rn					Rt			0xF9800000
272 ADR immhi Rd 0x10000000 273 ADRP immhi Rd 0x9000000 274 Add/subtract (immediate) imm12 Rn Rd Veryonout 275 ADD imm12 Rn Rd 0x11000000 276 ADDS imm12 Rn Rd 0x51000000 277 SUB imm12 Rn Rd 0x51000000 278 SUBS imm12 Rn Rd 0x71000000 279 ADD imm12 Rn Rd 0x91000000 280 ADDS imm12 Rn Rd 0x91000000 281 SUB imm12 Rn Rd 0x91000000 282 SUBS imm12 Rn Rd 0x71000000 283 Logical (immediate) mr imms Rn Rd 0x71000000 284 AND mr imms Rn Rd 0x12000000 285	270	Data processing – Immediate												
ADRP	271			immhi										
274 Add/subtract (immediate) imm12 Rn Rd 275 ADD imm12 Rn Rd 0x11000000 276 ADDS imm12 Rn Rd 0x31000000 277 SUB imm12 Rn Rd 0x51000000 278 SUBS imm12 Rn Rd 0x71000000 279 ADD imm12 Rn Rd 0x91000000 280 ADDS imm12 Rn Rd 0x91000000 281 SUB imm12 Rn Rd 0x91000000 281 SUBS imm12 Rn Rd 0x91000000 282 SUBS imm12 Rn Rd 0x91000000 283 Logical (immediate) mr imms Rn Rd 0x12000000 284 AND mr imms Rn Rd 0x12000000 285 ORR mr imms Rn Rd 0x22000000 <td>272</td> <td>ADR</td> <td></td> <td>immhi</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Rd</td> <td></td> <td></td> <td>0x10000000</td>	272	ADR		immhi							Rd			0x10000000
276 ADD imm12 Rn Rd 0x11000000 276 ADDS imm12 Rn Rd 0x31000000 277 SUB imm12 Rn Rd 0x51000000 278 SUBS imm12 Rn Rd 0x71000000 279 ADD imm12 Rn Rd 0x91000000 280 ADDS imm12 Rn Rd 0x91000000 281 SUB imm12 Rn Rd 0x91000000 282 SUBS imm12 Rn Rd 0x91000000 283 Logical (immediate) mr imms Rn Rd 0x71000000 283 Logical (immediate) mr imms Rn Rd 0x71000000 284 AND mr imms Rn Rd 0x12000000 285 GRR mr imms Rn Rd 0x32000000 286 EOR mr imms Rn<	273	ADRP		immhi							Rd			0x90000000
ADDS	274	Add/subtract (immediate)		imm12		Rn					Rd			
277 SUB imm12 Rn Rd 0x51000000 278 SUBS imm12 Rn Rd 0x71000000 279 ADD imm12 Rn Rd 0x91000000 280 ADDS imm12 Rn Rd 0xB1000000 281 SUB imm12 Rn Rd 0xD1000000 282 SUBS imm12 Rn Rd 0xF1000000 283 Logical (immediate) mr imms Rn Rd 0xF1000000 284 AND mr imms Rn Rd 0x12000000 285 ORR mr imms Rn Rd 0x32000000 286 EOR mr imms Rn Rd 0x52000000 287 ANDS mr imms Rn Rd 0x52000000 288 AND mr imms Rn Rd 0x52000000 299 EOR mr imm	275	ADD		imm12		Rn					Rd			0x11000000
278 SUBS imm12 Rn Rd 0x71000000 279 ADD imm12 Rn Rd 0x91000000 280 ADDS imm12 Rn Rd 0xB1000000 281 SUB imm12 Rn Rd 0xD1000000 282 SUBS imm12 Rn Rd 0xF1000000 283 Logical (immediate) mr imms Rn Rd 0xF1000000 284 AND mr imms Rn Rd 0x12000000 285 ORR mr imms Rn Rd 0x32000000 286 EOR mr imms Rn Rd 0x32000000 287 ANDS mr imms Rn Rd 0x72000000 288 AND mr imms Rn Rd 0x92000000 289 ORR mr imms Rn Rd 0x92000000 290 EOR mr </td <td>276</td> <td>ADDS</td> <td></td> <td>imm12</td> <td></td> <td>Rn</td> <td></td> <td></td> <td></td> <td></td> <td>Rd</td> <td></td> <td></td> <td>0x31000000</td>	276	ADDS		imm12		Rn					Rd			0x31000000
279 ADD imm12 Rn Rd 0x91000000 280 ADDS imm12 Rn Rd 0xB1000000 281 SUB imm12 Rn Rd 0xD1000000 282 SUBS imm12 Rn Rd 0xF1000000 283 Logical (immediate) mr imms Rn Rd 0x12000000 284 AND mr imms Rn Rd 0x12000000 285 ORR mr imms Rn Rd 0x32000000 286 EOR mr imms Rn Rd 0x32000000 287 ANDS mr imms Rn Rd 0x72000000 288 AND mr imms Rn Rd 0x92000000 289 ORR mr imms Rn Rd 0xD2000000 291 ANDS mr imm16 Rd 0x52800000 292 Move wide (immediate) <td>277</td> <td>SUB</td> <td></td> <td>imm12</td> <td></td> <td>Rn</td> <td></td> <td></td> <td></td> <td></td> <td>Rd</td> <td></td> <td></td> <td>0x51000000</td>	277	SUB		imm12		Rn					Rd			0x51000000
Move Move	278	SUBS		imm12		Rn					Rd			0x71000000
281 SUB imm12 Rn Rd 0xD1000000 282 SUBS imm12 Rn Rd 0xF1000000 283 Logical (immediate) mr imms Rn Rd 0x12000000 284 AND mr imms Rn Rd 0x12000000 285 ORR mr imms Rn Rd 0x32000000 286 EOR mr imms Rn Rd 0x52000000 287 ANDS mr imms Rn Rd 0x7200000 288 AND mr imms Rn Rd 0x92000000 289 ORR mr imms Rn Rd 0x82000000 290 EOR mr imms Rn Rd 0x52000000 291 ANDS mr imms Rn Rd 0x52000000 292 Move wide (immediate) imm16 Rd 0x12800000 293	279	ADD		imm12		Rn					Rd			0x91000000
282 SUBS imm12 Rn Rd 0xF1000000 283 Logical (immediate) mr imms Rn Rd 284 AND mr imms Rn Rd 0x12000000 285 ORR mr imms Rn Rd 0x32000000 286 EOR mr imms Rn Rd 0x52000000 287 ANDS mr imms Rn Rd 0x72000000 288 AND mr imms Rn Rd 0x92000000 289 ORR mr imms Rn Rd 0xB2000000 290 EOR mr imms Rn Rd 0xD2000000 291 ANDS mr imms Rn Rd 0xD2000000 292 Move wide (immediate) imm16 Rd 0x12800000 293 MOVK imm16 Rd 0x52800000 294 MOVK imm16	280	ADDS		imm12		Rn					Rd			0xB1000000
283 Logical (immediate) mr imms Rn Rd 284 AND mr imms Rn Rd 0x12000000 285 ORR mr imms Rn Rd 0x32000000 286 EOR mr imms Rn Rd 0x52000000 287 ANDS mr imms Rn Rd 0x72000000 288 AND mr imms Rn Rd 0x92000000 289 ORR mr imms Rn Rd 0xB2000000 290 EOR mr imms Rn Rd 0xF2000000 291 ANDS mr imms Rn Rd 0xF2000000 292 Move wide (immediate) imm16 Rd 0x12800000 293 MOVK imm16 Rd 0x52800000 294 MOVZ imm16 Rd 0x72800000 295 MOVK imm16 Rd	281	SUB		imm12		Rn					Rd			0xD1000000
284 AND mr imms Rn Rd 0x12000000 285 ORR mr imms Rn Rd 0x3200000 286 EOR mr imms Rn Rd 0x5200000 287 ANDS mr imms Rn Rd 0x7200000 288 AND mr imms Rn Rd 0x9200000 289 ORR mr imms Rn Rd 0xB200000 290 EOR mr imms Rn Rd 0xD200000 291 ANDS mr imms Rn Rd 0xF200000 292 Move wide (immediate) imm16 Rd 0x1280000 293 MOVN imm16 Rd 0x5280000 294 MOVZ imm16 Rd 0x7280000 295 MOVK imm16 Rd 0x7280000 296 MOVN imm16 Rd 0xD2800000	282	SUBS		imm12		Rn					Rd			0xF1000000
285 ORR mr imms Rn Rd 0x32000000 286 EOR mr imms Rn Rd 0x5200000 287 ANDS mr imms Rn Rd 0x7200000 288 AND mr imms Rn Rd 0x9200000 289 ORR mr imms Rn Rd 0xB200000 290 EOR mr imms Rn Rd 0xD2000000 291 ANDS mr imms Rn Rd 0xF2000000 292 Move wide (immediate) imm16 Rd 0x12800000 293 MOVN imm16 Rd 0x52800000 294 MOVZ imm16 Rd 0x72800000 295 MOVK imm16 Rd 0x92800000 296 MOVN imm16 Rd 0xD2800000 297 MOVZ imm16 Rd 0xD2800000 298	283	Logical (immediate)	mr	imms		Rn					Rd			
286 EOR mr imms Rn Rd 0x52000000 287 ANDS mr imms Rn Rd 0x7200000 288 AND mr imms Rn Rd 0x92000000 289 ORR mr imms Rn Rd 0xB2000000 290 EOR mr imms Rn Rd 0xD2000000 291 ANDS mr imms Rn Rd 0xF2000000 292 Move wide (immediate) imm16 Rd 0x12800000 293 MOVN imm16 Rd 0x52800000 294 MOVZ imm16 Rd 0x72800000 295 MOVK imm16 Rd 0x92800000 296 MOVR imm16 Rd 0x92800000 297 MOVZ imm16 Rd 0xD2800000 298 MOVK imm16 Rd 0xD2800000	284	AND	mr	imms		Rn					Rd			0x12000000
287 ANDS mr imms Rn Rd 0x72000000 288 AND mr imms Rn Rd 0x92000000 289 ORR mr imms Rn Rd 0xB2000000 290 EOR mr imms Rn Rd 0xD2000000 291 ANDS mr imms Rn Rd 0xF2000000 292 Move wide (immediate) imm16 Rd 0x12800000 293 MOVN imm16 Rd 0x52800000 294 MOVZ imm16 Rd 0x72800000 295 MOVK imm16 Rd 0x92800000 296 MOVN imm16 Rd 0x92800000 297 MOVZ imm16 Rd 0xD2800000 298 MOVK imm16 Rd 0xF2800000	285	ORR	mr	imms		Rn					Rd			0x32000000
288 AND mr imms Rn Rd 0x92000000 289 ORR mr imms Rn Rd 0xB2000000 290 EOR mr imms Rn Rd 0xD2000000 291 ANDS mr imms Rn Rd 0xF2000000 292 Move wide (immediate) imm16 Rd 0x12800000 293 MOVN imm16 Rd 0x52800000 294 MOVZ imm16 Rd 0x72800000 295 MOVK imm16 Rd 0x92800000 296 MOVN imm16 Rd 0x92800000 297 MOVZ imm16 Rd 0xD2800000 298 MOVK imm16 Rd 0xF2800000	286	EOR	mr	imms							Rd			
289 ORR mr imms Rn Rd 0xB2000000 290 EOR mr imms Rn Rd 0xD2000000 291 ANDS mr imms Rn Rd 0xF2000000 292 Move wide (immediate) imm16 Rd 0x12800000 293 MOVN imm16 Rd 0x52800000 294 MOVZ imm16 Rd 0x72800000 295 MOVK imm16 Rd 0x92800000 296 MOVN imm16 Rd 0x92800000 297 MOVZ imm16 Rd 0xD2800000 298 MOVK imm16 Rd 0xF2800000	287	ANDS	mr	imms		Rn					Rd			
290 EOR mr imms Rn Rd 0xD2000000 291 ANDS mr imms Rn Rd 0xF2000000 292 Move wide (immediate) imm16 Rd 0x12800000 293 MOVN imm16 Rd 0x52800000 294 MOVZ imm16 Rd 0x72800000 295 MOVK imm16 Rd 0x92800000 296 MOVN imm16 Rd 0x92800000 297 MOVZ imm16 Rd 0xD2800000 298 MOVK imm16 Rd 0xF2800000	288	AND	mr	imms		Rn					Rd			0x92000000
291 ANDS mr imms Rn Rd 0xF2000000 292 Move wide (immediate) imm16 Rd 0x12800000 293 MOVN imm16 Rd 0x52800000 294 MOVZ imm16 Rd 0x52800000 295 MOVK imm16 Rd 0x72800000 296 MOVN imm16 Rd 0x92800000 297 MOVZ imm16 Rd 0xD2800000 298 MOVK imm16 Rd 0xF2800000	289	ORR	mr	imms							Rd			0xB2000000
292 Move wide (immediate) imm16 Rd 293 MOVN imm16 Rd 0x12800000 294 MOVZ imm16 Rd 0x52800000 295 MOVK imm16 Rd 0x72800000 296 MOVN imm16 Rd 0x92800000 297 MOVZ imm16 Rd 0xD2800000 298 MOVK imm16 Rd 0xF2800000	290	EOR	mr	imms							Rd			0xD2000000
293 MOVN imm16 Rd 0x12800000 294 MOVZ imm16 Rd 0x52800000 295 MOVK imm16 Rd 0x72800000 296 MOVN imm16 Rd 0x92800000 297 MOVZ imm16 Rd 0xD2800000 298 MOVK imm16 Rd 0xF2800000	291	ANDS	mr	imms		Rn					Rd			0xF2000000
294 MOVZ imm16 Rd 0x52800000 295 MOVK imm16 Rd 0x72800000 296 MOVN imm16 Rd 0x92800000 297 MOVZ imm16 Rd 0xD2800000 298 MOVK imm16 Rd 0xF2800000	292	Move wide (immediate)		imm16							Rd			
295 MOVK imm16 Rd 0x72800000 296 MOVN imm16 Rd 0x92800000 297 MOVZ imm16 Rd 0xD2800000 298 MOVK imm16 Rd 0xF2800000	293	MOVN		imm16							Rd			0x12800000
296 MOVN imm16 Rd 0x92800000 297 MOVZ imm16 Rd 0xD2800000 298 MOVK imm16 Rd 0xF2800000	294	MOVZ		imm16							Rd			0x52800000
297 MOVZ imm16 Rd 0xD2800000 298 MOVK imm16 Rd 0xF2800000	295	MOVK		imm16							Rd			
298 MOVK imm16 Rd 0xF2800000	296	MOVN		imm16							Rd			
	297	MOVZ		imm16							Rd			0xD2800000
299 Bitfield mr imms Rn Rd	298	MOVK		imm16							Rd			0xF2800000
	299	Bitfield	mr	imms		Rn					Rd			

1	in_use	Opcode	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary
300		SBFM	mr					imi	ns					Rn					Rd			0x13000000
301		BFM	mr					imi	ทร					Rn					Rd			0x33000000
302		UBFM	mr					imi	ทร					Rn					Rd			0x53000000
303		SBFM	mr					imi	ns					Rn					Rd			0x93400000
304		BFM	mr					imi	ทร					Rn					Rd			0xB3400000
305		UBFM	mr					imi	ทร					Rn					Rd			0xD3400000
306	Ex	tract	Rm					im	ms					Rn					Rd			
307		EXTR	Rm			0	Х	Х	X	Х	Х			Rn					Rd			0x13800000
308		EXTR	Rm			-	-	-	-	-	-			Rn					Rd			0x93C00000
309	Data	Processing – register																				
310	Lo	gical (shifted register)	Rm					im	m6					Rn					Rd			
311		AND	Rm			-	-	-	-	-	-			Rn					Rd			0x0A000000
312		BIC	Rm			-	-	-	-	-	-			Rn					Rd			0x0A200000
313		ORR	Rm			-	-	-	-	-	-			Rn					Rd			0x2A000000
314		ORN	Rm			-	-	-	-	-	-			Rn					Rd			0x2A200000
315		EOR	Rm			-	-	-	-	-	-			Rn					Rd			0x4A000000
316		EON	Rm			-	-	-	-	-	-			Rn					Rd			0x4A200000
317		ANDS	Rm			-	-	-	-	-	-			Rn					Rd			0x6A000000
318		BICS	Rm			-	-	-	-	-	-			Rn					Rd			0x6A200000
319		AND	Rm			-	-	-	-	-	-			Rn					Rd			0x8A000000
320		BIC	Rm			-	-	-	-	-	-			Rn					Rd			0x8A200000
321		ORR	Rm			-	-	-	-	-	-			Rn					Rd			0xAA000000
322		ORN	Rm			-	-	-	-	-	-			Rn					Rd			0xAA200000
323		EOR	Rm			-	-	-	-	-	-			Rn					Rd			0xCA000000
324		EON	Rm			-	-	-	-	-	-			Rn					Rd			0xCA200000
325		ANDS	Rm			-	-	-	-	-	-			Rn					Rd			0xEA000000
326		BICS	Rm			-	-	-	-	-	-			Rn					Rd			0xEA200000
327	Ad	d/subtract (shifted register)	Rm					im	m6					Rn					Rd			
328		ADD	Rm			-	-	-	-	-	-			Rn					Rd			0x0B000000
329		ADDS	Rm			-	-	-	-	-	-			Rn					Rd			0x2B000000
330		SUB	Rm			-	-	-	-	-	-			Rn					Rd			0x4B000000
331		SUBS	Rm			-	-	-	-	-	-			Rn					Rd			0x6B000000
332		ADD	Rm			-	-	-	-	-	-			Rn					Rd			0x8B000000
333		ADDS	Rm			-	-	-	-	-	-			Rn					Rd			0xAB000000
334		SUB	Rm			-	-	-	-	-	-			Rn					Rd			0xCB000000
335		SUBS	Rm			-	-	-	-	-	-			Rn					Rd			0xEB000000
336	Ad	d/subtract (extended register)	Rm			0	ptio	n	ir	nm:	3			Rn					Rd			
337		ADD	Rm				ptior		-	-	-			Rn					Rd			0x0B200000

1	in_use	Opcode	18 17	7 16	15	14	13	12	11	10	9	8 7	6	5	4	3	2	1	0	Binary
338		ADDS	Rm		0	ptio	n	-	-	-		Rn					Rd			0x2B200000
339		SUB	Rm		0	ptio	n	-	-	-		Rn					Rd			0x4B200000
340		SUBS	Rm		0	ptio	n	-	-	-		Rn					Rd			0x6B200000
341		ADD	Rm		0	ptio	n	-	-	-		Rn					Rd			0x8B200000
342		ADDS	Rm		0	ptio	n	-	-	-		Rn					Rd			0xAB200000
343		SUB	Rm		0	ptio	n	-	-	-		Rn					Rd			0xCB200000
344		SUBS	Rm		0	ptio	n	-	-	-		Rn					Rd			0xEB200000
345	Ad	d/subtract (with carry)	Rm			C	рсо	ode2	2			Rn					Rd			
346		ADC	Rm		0	0	0	0	0	0		Rn					Rd			0x1A000000
347		ADCS	Rm		0	0	0	0	0	0		Rn					Rd			0x3A000000
348		SBC	Rm		0	0	0	0	0	0		Rn					Rd			0x5A000000
349		SBCS	Rm		0	0	0	0	0	0		Rn					Rd			0x7A000000
350		ADC	Rm		0	0	0	0	0	0		Rn					Rd			0x9A000000
351		ADCS	Rm		0	0	0	0	0	0		Rn					Rd			0xBA000000
352		SBC	Rm		0	0	0	0	0	0		Rn					Rd			0xDA000000
353		SBCS	Rm		0	0	0	0	0	0		Rn					Rd			0xFA000000
354	Co	nditional compare (register)	mm5			CO	nd		0	ο2		Rn			о3		nzo	CV		
355		CCMN	mm5			CO	nd		0	0		Rn			0		nzo	CV		0x3A400000
356		CCMN	mm5			CO	nd		0	0		Rn			0		nzo	CV		0xBA400000
357		CCMP	mm5			CO	nd		0	0		Rn			0		nzo	CV		0x7A400000
358		CCMP	mm5			CO	nd		0	0		Rn			0		nzo	CV		0xFA400000
359	Co	nditional compare (immediate)	mm5			CO	nd		1	ο2		Rn		(о3		nzo	CV		
360		CCMN	mm5			CO	nd		1	0		Rn			0		nzo	٥V		0x3A400800
361		CCMN	mm5			CO	nd		1	0		Rn			0		nzo	٥V		0xBA400800
362		CCMP	mm5			CO	nd		1	0		Rn			0		nzo	CV		0x7A400800
363		CCMP	mm5			CO	nd		1	0		Rn			0		nzo	CV		0xFA400800
364	Co	nditional select	Rm			CO	nd		O			Rn					Rd			
365		CSEL	Rm			CO	nd		0	0		Rn					Rd			0x1A800000
366		CSINC	Rm			CO	nd		0	1		Rn					Rd			0x1A800400
367		CSINV	Rm			CO	nd		0	0		Rn					Rd			0x5A800000
368		CSNEG	Rm			CO	nd		0	1		Rn					Rd			0x5A800400
369		CSEL	Rm			CO	nd		0	0		Rn					Rd			0x9A800000
370		CSINC	Rm			CO	nd		0	1		Rn					Rd			0x9A800400
371		CSINV	Rm			CO	nd		0	0		Rn					Rd			0xDA800000
372		CSNEG	Rm			CO	nd		0	1		Rn					Rd			0xDA800400
373	Da	ta-processing (3 source)	Rm		о0			Ra				Rn					Rd			
374		MADD	Rm		0			Ra				Rn					Rd			0x1B000000
375		MADD	Rm		0			Ra				Rn					Rd			0x9B000000

1	in_use	Opcode	18	17	16	15	14	13	12	11	10	9 8	7	6	5	4	3	2	1	0	Binary
3		SMADDL	Rm			0			Ra				Rn					Rd			0x9B200000
3	377	UMADDL	Rm			0			Ra				Rn					Rd			0x9BA00000
3	378	MSUB	Rm			1			Ra				Rn					Rd			0x1B008000
3	379	MSUB	Rm			1			Ra				Rn					Rd			0x9B008000
3	80	SMSUBL	Rm			1			Ra				Rn					Rd			0x9B208000
3	81	UMSUBL	Rm			1			Ra				Rn					Rd			0x9BA08000
3	82	SMULH	Rm			0			Ra				Rn					Rd			0x9B400000
3	83	UMULH	Rm			0			Ra				Rn					Rd			0x9BC00000
3	84 D a	ta-processing (2 source)	Rm				(орс	ode				Rn					Rd			
3	85	CRC32X	Rm			0	1	0	0	1	1		Rn					Rd			0x9AC04C00
3	886	CRC32CX	Rm			0	1	0	1	1	1		Rn					Rd			0x9AC05C00
3	887	CRC32B	Rm			0	1	0	0	0	0		Rn					Rd			0x1AC04000
3	888	CRC32CB	Rm			0	1	0	1	0	0		Rn					Rd			0x1AC05000
3	889	CRC32H	Rm			0	1	0	0	0	1		Rn					Rd			0x1AC04400
3	90	CRC32CH	Rm			0	1	0	1	0	1		Rn					Rd			0x1AC05400
3	91	CRC32W	Rm			0	1	0	0	1	0		Rn					Rd			0x1AC04800
3	92	CRC32CW	Rm			0	1	0	1	1	0		Rn					Rd			0x1AC05800
3	93	UDIV	Rm			0	0	0	0	1	0		Rn					Rd			0x1AC00800
3	94	UDIV	Rm			0	0	0	0	1	0		Rn					Rd			0x9AC00800
3	95	SDIV	Rm			0	0	0	0	1	1		Rn					Rd			0x1AC00C00
3	96	SDIV	Rm			0	0	0	0	1	1		Rn					Rd			0x9AC00C00
3	97	LSLV	Rm			0	0	1	0	0	0		Rn					Rd			0x1AC02000
3	98	LSLV	Rm			0	0	1	0	0	0		Rn					Rd			0x9AC02000
3	99	LSRV	Rm			0	0	1	0	0	1		Rn					Rd			0x1AC02400
4	-00	LSRV	Rm			0	0	1	0	0	1		Rn					Rd			0x9AC02400
4	01	ASRV	Rm			0	0	1	0	1	0		Rn					Rd			0x1AC02800
4	-02	ASRV	Rm			0	0	1	0	1	0		Rn					Rd			0x9AC02800
4	-03	RORV	Rm			0	0	1	0	1	1		Rn					Rd			0x1AC02C00
4	04	RORV	Rm			0	0	1	0	1	1		Rn					Rd			0x9AC02C00
4	05 D a	ta-processing (1 source)	cod	e2			(орс	ode				Rn					Rd			
4	-06	RBIT	0	0	0	0	0	0	0	0	0		Rn					Rd			0x5AC00000
4	07	RBIT	0	0	0	0	0	0	0	0	0		Rn					Rd			0xDAC00000
4	-08	CLZ	0	0	0	0	0	0	1	0	0		Rn					Rd			0x5AC01000
4	09	CLZ	0	0	0	0	0	0	1	0	0		Rn					Rd			0xDAC01000
4	10	CLS	0	0	0	0	0	0	1	0	1		Rn					Rd			0x5AC01400
4	11	CLS	0	0	0	0	0	0	1	0	1		Rn					Rd			0xDAC01400
4	12	REV	0	0	0	0	0	0	0	1	0		Rn					Rd			0x5AC00800
4	13	REV	0	0	0	0	0	0	0	1	1		Rn					Rd			0xDAC00C00

A	1 i	n_use	Opcode	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary
REV32				0	0	-	0		0		_	1											
1418				-																			
Floating-point<->fixed-point conversions Opcode Scale Rn Rd				-	0	0	0	0	0	0	1	0			Rn					Rd			0xDAC00800
SCYTF						_									_								
420			•	-					SC	ale													0.4500000
421				_	-		-	-	-	-	-	-											
422				-	•	•	-	-	-	-	-	-											
## SCYTF				_	_	0	-	-	-	-	-	-											
424				•	0	•	-	-	-	-	-	-											
425					1	0	-	-	-	-	-	-											
426				0	1	1	-	-	-	-	-	-											
427				0	0	0	-	-	-	-	-	-											
428				0	0	1	-	-	-	-	-	-											
429				0	1	0	-	-	-	-	-	-											
SCVTF			UCVTF	0	1	1	-	-	-	-	-	-								Rd			
431			FCVTZS	0	0	0	-	-	-	-	-	-								Rd			
1			FCVTZU	0	0	1	-	-	-	-	-	-								Rd			
Hamiltonian			SCVTF	0	1	0	-	-	-	-	-	-								Rd			
FCVTZU			UCVTF	0	1	1	-	-	-	-	-	-								Rd			
435 Floating-point conditional compare Rm cond 0 1 Rn op nzcv 436 FCCMP Rm cond 0 1 Rn 0 nzcv 0x1E200400 437 FCCMPE Rm cond 0 1 Rn 1 nzcv 0x1E200410 438 FCCMPE Rm cond 0 1 Rn 0 nzcv 0x1E200410 439 FCCMPE Rm cond 0 1 Rn 0 nzcv 0x1E600400 440 Floating-point data-processing (2 source) Rm cond 0 1 Rn 1 nzcv 0x1E600410 440 Floating-point data-processing (2 source) Rm opcode 1 0 Rn Rd 441 FMUL Rm 0 0 0 1 1 0 Rn Rd 0x1E200800 442 FDIV Rm 0 0 1 0 1 0 Rn Rd 0x1E201800 443 FADD Rm 0 0 1 1 0 Rn Rd 0x1E202800 444 FSUB Rm 0 0 1 0 1 0 Rn Rd 0x1E203800 445 FMAX Rm 0 1 0 1 0 Rn Rd 0x1E204800 446 FMIN FMIN Rm 0 1 0 1 0 Rn Rd 0x1E205800 446 FMIN Rm 0 1 0 1 0 Rn Rd 0x1E205800 446 FMIN Rm 0 1 0 1 0 Rn Rd 0x1E205800 446 FMIN Rm 0 1 0 1 0 Rn Rd 0x1E205800 446 FMIN Rm 0 1 0 1 0 Rn Rd 0x1E205800 446 FMIN FMIN Rm 0 1 0 1 0 Rn Rd 0x1E205800 446 FMIN FMIN Rm 0 1 0 1 0 Rn Rd 0x1E205800 446 FMIN FMIN Rm 0 1 0 1 0 Rn Rd 0x1E205800 446 FMIN FMIN Rm 0 1 0 1 0 Rn Rd 0x1E205800 446 FMIN FMIN Rm 0 1 0 1 0 Rn Rd 0x1E205800 446 FMIN FMIN Rm 0 1 0 1 0 Rn Rd 0x1E205800 446 FMIN FMIN Rm 0 1 0 1 0 Rn Rd 0x1E205800 446 FMIN FMIN FMIN Rm 0 1 0 1 0 Rn Rd 0x1E205800 446 FMIN F			FCVTZS	0	0	0	-	-	-	-	-	-								Rd			
FCCMP			FCVTZU	0	0	1	-	-	-	-	-	-								Rd			0x9ED90000
437 // FCCMPE Rm cond 0 1 Rn 1 nzcv 0x1E200410 438 // FCCMP Rm cond 0 1 Rn 0 nzcv 0x1E600400 439 // FCCMPE Rm cond 0 1 Rn 1 nzcv 0x1E600410 440 // Floating-point data-processing (2 source) Rm opcode 1 0 Rn Rd 441 // FMUL Rm 0 0 0 1 0 Rn Rd 442 // FDIV Rm 0 0 1 1 0 Rn Rd 0x1E200800 443 // FADD Rm 0 0 1 0 Rn Rd 0x1E202800 444 // FSUB Rm 0 0 1 1 0 Rn Rd 0x1E203800 445 // FMAX Rm 0 1 0 1 0 <td></td> <td></td> <td>oating-point conditional compare</td> <td>Rm</td> <td></td> <td></td> <td></td> <td>СО</td> <td>nd</td> <td></td> <td>0</td> <td>1</td> <td></td> <td></td> <td>Rn</td> <td></td> <td></td> <td>ор</td> <td></td> <td>nz</td> <td>CV</td> <td></td> <td></td>			oating-point conditional compare	Rm				СО	nd		0	1			Rn			ор		nz	CV		
438 // FCCMP Rm cond 0 1 Rn 0 nzcv 0x1E600400 439 // FCCMPE Rm cond 0 1 Rn 1 nzcv 0x1E600410 440 // Floating-point data-processing (2 source) Rm opcode 1 0 Rn Rd 441 // FMUL Rm 0 0 0 0 1 0 0 1 0 Rn Rd 0x1E200800 442 // FDIV Rm 0 0 0 1 0 1 0 Rn Rn Rd 0x1E201800 443 // FADD Rm 0 0 1 0 1 0 Rn Rn Rd 0x1E202800 444 // FSUB Rm 0 0 1 1 1 0 Rn Rn Rd 0x1E203800 445 // FMAX Rm 0 1 0 1 0 1 0 Rn Rn Rd 0x1E204800 446 // FMIN Rm 0 1 0 1 0 1 0 Rn Rn Rd 0x1E205800			FCCMP	Rm				СО	nd		0	1			Rn			0		nz	ZCV		0x1E200400
FCCMPE Rm Cond O 1 Rn 1 nzcv 0x1E600410			FCCMPE	Rm				СО	nd		0	1			Rn			1		nz	ZCV		0x1E200410
440 // Floating-point data-processing (2 source) Rm opcode 1 0 Rn Rd 441 // FMUL Rm 0 0 0 0 1 0 1 0 Rn Rd 0x1E200800 442 // FDIV Rm 0 0 0 1 1 0 0 Rn Rd 0x1E201800 443 // FADD Rm 0 0 1 0 1 0 1 0 Rn Rd 0x1E202800 444 // FSUB Rm 0 0 1 1 1 1 0 Rn Rn Rd 0x1E203800 445 // FMAX Rm 0 1 0 1 0 1 0 Rn Rn Rd 0x1E204800 446 // FMIN Rm 0 1 0 1 0 1 1 0 Rn Rn Rd 0x1E205800	438 /	' /	FCCMP	Rm				СО	nd		0	1			Rn			0		nz	ZCV		0x1E600400
441 // FMUL Rm 0 0 0 0 1 0 Rn Rn Rd 0x1E200800 442 // FDIV Rm 0 0 0 1 1 0 Rn Rn Rd 0x1E201800 443 // FADD Rm 0 0 1 0 1 0 Rn Rd 0x1E202800 444 // FSUB Rm 0 0 1 1 1 1 0 Rn Rd 0x1E203800 445 // FMAX Rm 0 1 0 0 1 0 Rn Rn Rd 0x1E204800 446 // FMIN Rm 0 1 0 1 1 0 Rn Rn Rd 0x1E205800	439 /	' /	FCCMPE	Rm				СО	nd		0	1			Rn			1		nz	ZCV		0x1E600410
442 // FDIV Rm 0 0 0 1 1 0 0 Rn Rd 0x1E201800 443 // FADD Rm 0 0 1 0 1 0 Rn Rd 0x1E202800 444 // FSUB Rm 0 0 1 1 1 1 0 Rn Rd 0x1E203800 445 // FMAX Rm 0 1 0 0 1 0 Rn Rd 0x1E204800 446 // FMIN Rm 0 1 0 1 1 0 Rn Rn Rd 0x1E205800	440 <i> </i>	// Fi	oating-point data-processing (2 source)	Rm				орс	ode)	1	0			Rn					Rd			
443 // FADD Rm 0 0 1 0 1 0 Rn Rd 0x1E202800 444 // FSUB Rm 0 0 1 1 1 1 0 Rn Rd 0x1E203800 445 // FMAX Rm 0 1 0 0 1 0 Rn Rn Rd 0x1E204800 446 // FMIN Rm 0 1 0 1 1 0 Rn Rn Rd 0x1E204800	441 /	' /	FMUL	Rm			0	0	0	0	1	0			Rn					Rd			0x1E200800
444 // FSUB Rm 0 0 1 1 1 0 Rn Rd 0x1E203800 445 // FMAX Rm 0 1 0 0 1 0 Rn Rd 0x1E204800 446 // FMIN Rm 0 1 0 1 1 0 Rn Rd 0x1E205800	442 /	' /	FDIV	Rm			0	0	0	1	1	0			Rn					Rd			0x1E201800
445 FMAX Rm 0 1 0 0 1 0 Rn Rd 0x1E204800 446 FMIN Rm 0 1 0 1 1 0 Rn Rd 0x1E205800	443 /	1/	FADD	Rm			0	0	1	0	1	0			Rn					Rd			0x1E202800
446 // FMIN Rm 0 1 0 1 1 0 Rn Rd 0x1E205800	444 <i> </i>	' /	FSUB	Rm			0	0	1	1	1	0			Rn					Rd			0x1E203800
	445 /	1	FMAX	Rm			0	1	0	0	1	0			Rn					Rd			0x1E204800
447 // FMAXNM Rm 0 1 1 0 1 0 Rn Rd 0x1E206800	446 <i>l</i>	1	FMIN	Rm			0	1	0	1	1	0			Rn					Rd			0x1E205800
	447 /	' /	FMAXNM	Rm			0	1	1	0	1	0			Rn					Rd			0x1E206800

1	in_use	Opcode	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary
448	<i>II</i>	FMINNM	Rm			0	1	1	1	1	0			Rn					Rd			0x1E207800
449	<i>II</i>	FNMUL	Rm			1	0	0	0	1	0			Rn					Rd			0x1E208800
450	<i>II</i>	FMUL	Rm			0	0	0	0	1	0			Rn					Rd			0x1E600800
451	<i>II</i>	FDIV	Rm			0	0	0	1	1	0			Rn					Rd			0x1E601800
452	<i>II</i>	FADD	Rm			0	0	1	0	1	0			Rn					Rd			0x1E602800
453	<i>II</i>	FSUB	Rm			0	0	1	1	1	0			Rn					Rd			0x1E603800
454	<i>II</i>	FMAX	Rm			0	1	0	0	1	0			Rn					Rd			0x1E604800
455	<i>II</i>	FMIN	Rm			0	1	0	1	1	0			Rn					Rd			0x1E605800
456	<i>II</i>	FMAXNM	Rm			0	1	1	0	1	0			Rn					Rd			0x1E606800
457	<i>II</i>	FMINNM	Rm			0	1	1	1	1	0			Rn					Rd			0x1E607800
458	<i>II</i>	FNMUL	Rm			1	0	0	0	1	0			Rn					Rd			0x1E608800
459	// Flo	pating-point conditional select	Rm				СО	nd		1	1			Rn					Rd			
460	<i>II</i>	FCSEL	Rm				СО	nd		1	1			Rn					Rd			0x1E200C00
461	<i>II</i>	FCSEL	Rm				СО	nd		1	1			Rn					Rd			0x1E600C00
462	// Flo	pating-point immediate		im	m8				1	0	0		i	mm!	5				Rd			
463	<i>II</i>	FMOV		imi	m8				1	0	0	0	0	0	0	0			Rd			0x1E201000
464	<i>II</i>	FMOV		imi	m8				1	0	0	0	0	0	0	0			Rd			0x1E601000
465	// Flo	pating-point compare	Rm			0	р	1	0	0	0			Rn				ор	cod	e2		
466	<i>II</i>	FCMP	Rm			0	0	1	0	0	0			Rn			0	0	0	0	0	0x1E202000
467	<i>II</i>	FCMP	Rm			0	0	1	0	0	0			Rn			0	1	0	0	0	0x1E202008
468		FCMPE	Rm			0	0	1	0	0	0			Rn			1	0	0	0	0	0x1E202010
469		FCMPE	Rm			0	0	1	0	0	0			Rn			1	1	0	0	0	0x1E202018
470		FCMP	Rm			0	0	1	0	0	0			Rn			0	0	0	0	0	0x1E602000
471		FCMP	Rm			0	0	1	0	0	0			Rn			0	1	0	0	0	0x1E602008
472	<i>II</i>	FCMPE	Rm			0	0	1	0	0	0			Rn			1	0	0	0	0	0x1E602010
473	<i>II</i>	FCMPE	Rm			0	0	1	0	0	0			Rn			1	1	0	0	0	0x1E602018
474		pating-point data-processing (1 source)	opco	ode	!		1	0	0	0	0			Rn					Rd			
475	<i>II</i>	FMOV	0	0	0	0	1	0	0	0	0			Rn					Rd			0x1E204000
476		FABS	0	0	0	1	1	0	0	0	0			Rn					Rd			0x1E20C000
477	<i>II</i>	FNEG	0	0	1	0	1	0	0	0	0			Rn					Rd			0x1E214000
478	<i>II</i>	FSQRT	0	0	1	1	1	0	0	0	0			Rn					Rd			0x1E21C000
479		FCVT	0	1	0	1	1	0	0	0	0			Rn					Rd			0x1E22C000
480		FCVT	0	1	1	1	1	0	0	0	0			Rn					Rd			0x1E23C000
481	<i>II</i>	FRINTN	1	0	0	0	1	0	0	0	0			Rn					Rd			0x1E244000

1		in_use	Opcode	18	17	16	15	14	13	12	11	10	9 8	7	6	5	4	3	2	1	0	Binary
4	82	//	FRINTP	1	0	0	1	1	0	0	0	0		Rn					Rd			0x1E24C000
4	83	<i>II</i>	FRINTM	1	0	1	0	1	0	0	0	0		Rn					Rd			0x1E254000
4	84	<i>II</i>	FRINTZ	1	0	1	1	1	0	0	0	0		Rn					Rd			0x1E25C000
4	85	<i>II</i>	FRINTA	1	1	0	0	1	0	0	0	0		Rn					Rd			0x1E264000
4	86	<i>II</i>	FRINTX	1	1	1	0	1	0	0	0	0		Rn					Rd			0x1E274000
4	87	<i>II</i>	FRINTI	1	1	1	1	1	0	0	0	0		Rn					Rd			0x1E27C000
4	88	<i>II</i>	FMOV	0	0	0	0	1	0	0	0	0		Rn					Rd			0x1E604000
4	89	II .	FABS	0	0	0	1	1	0	0	0	0		Rn					Rd			0x1E60C000
4	90	<i>II</i>	FNEG	0	0	1	0	1	0	0	0	0		Rn					Rd			0x1E614000
4	91	<i>II</i>	FSQRT	0	0	1	1	1	0	0	0	0		Rn					Rd			0x1E61C000
4	92	<i>II</i>	FCVT	0	1	0	1	1	0	0	0	0		Rn					Rd			0x1E62C000
4	93	<i>II</i>	FCVT	0	1	1	1	1	0	0	0	0		Rn					Rd			0x1E63C000
4	94	<i>II</i>	FRINTN	1	0	0	0	1	0	0	0	0		Rn					Rd			0x1E644000
4	95	<i>II</i>	FRINTP	1	0	0	1	1	0	0	0	0		Rn					Rd			0x1E64C000
4	96	<i>II</i>	FRINTM	1	0	1	0	1	0	0	0	0		Rn					Rd			0x1E654000
4	97	<i>II</i>	FRINTZ	1	0	1	1	1	0	0	0	0		Rn					Rd			0x1E65C000
4	98	<i>II</i>	FRINTA	1	1	0	0	1	0	0	0	0		Rn					Rd			0x1E664000
4	99	<i>II</i>	FRINTX	1	1	1	0	1	0	0	0	0		Rn					Rd			0x1E674000
5	00	<i>II</i>	FRINTI	1	1	1	1	1	0	0	0	0		Rn					Rd			0x1E67C000
5	01	<i>II</i>	FCVT	0	1	0	0	1	0	0	0	0		Rn					Rd			0x1EE24000
5	02	<i>II</i>	FCVT	0	1	0	1	1	0	0	0	0		Rn					Rd			0x1EE2C000
	03		pating-point<->integer conversions	op	coc	de	0	0	0	0	0	0		Rn					Rd			
5	04	<i>II</i>	FCVTNS	0	0	0	0	0	0	0	0	0		Rn					Rd			0x1E200000
5	05	<i>II</i>	FCVTNU	0	0	1	0	0	0	0	0	0		Rn					Rd			0x1E210000
	06		SCVTF	0	1	0	0	0	0	0	0	0		Rn					Rd			0x1E220000
5	07	II .	UCVTF	0	1	1	0	0	0	0	0	0		Rn					Rd			0x1E230000
5	80	<i>II</i>	FCVTAS	1	0	0	0	0	0	0	0	0		Rn					Rd			0x1E240000
	09		FCVTAU	1	0	1	0	0	0	0	0	0		Rn					Rd			0x1E250000
	10		FMOV	1	1	0	0	0	0	0	0	0		Rn					Rd			0x1E260000
	11		FMOV	1	1	1	0	0	0	0	0	0		Rn					Rd			0x1E270000
	12		FCVTPS	0	0	0	0	0	0	0	0	0		Rn					Rd			0x1E280000
	13		FCVTPU	0	0	1	0	0	0	0	0	0		Rn					Rd			0x1E290000
	14		FCVTMS	0	0	0	0	0	0	0	0	0		Rn					Rd			0x1E300000
5	15	<i>II</i>	FCVTMU	0	0	1	0	0	0	0	0	0		Rn					Rd			0x1E310000

1	in_use	Opcode	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary
516	<i>II</i>	FCVTZS	0	0	0	0	0	0	0	0	0			Rn					Rd			0x1E380000
517	<i>II</i>	FCVTZU	0	0	1	0	0	0	0	0	0			Rn					Rd			0x1E390000
518	<i>II</i>	FCVTNS	0	0	0	0	0	0	0	0	0			Rn					Rd			0x1E600000
519	<i>II</i>	FCVTNU	0	0	1	0	0	0	0	0	0			Rn					Rd			0x1E610000
520	<i>II</i>	SCVTF	0	1	0	0	0	0	0	0	0			Rn					Rd			0x1E620000
521	<i>II</i>	UCVTF	0	1	1	0	0	0	0	0	0			Rn					Rd			0x1E630000
522	<i>II</i>	FCVTAS	1	0	0	0	0	0	0	0	0			Rn					Rd			0x1E640000
523	<i>II</i>	FCVTAU	1	0	1	0	0	0	0	0	0			Rn					Rd			0x1E650000
524	<i>II</i>	FCVTPS	0	0	0	0	0	0	0	0	0			Rn					Rd			0x1E680000
525	<i>II</i>	FCVTPU	0	0	1	0	0	0	0	0	0			Rn					Rd			0x1E690000
526	<i>II</i>	FCVTMS	0	0	0	0	0	0	0	0	0			Rn					Rd			0x1E700000
527	<i>II</i>	FCVTMU	0	0	1	0	0	0	0	0	0			Rn					Rd			0x1E710000
528		FCVTZS	0	0	0	0	0	0	0	0	0			Rn					Rd			0x1E780000
529	<i>II</i>	FCVTZU	0	0	1	0	0	0	0	0	0			Rn					Rd			0x1E790000
530	<i>II</i>	FCVTNS	0	0	0	0	0	0	0	0	0			Rn					Rd			0x9E200000
531	<i>II</i>	FCVTNU	0	0	1	0	0	0	0	0	0			Rn					Rd			0x9E210000
532	<i>II</i>	SCVTF	0	1	0	0	0	0	0	0	0			Rn					Rd			0x9E220000
533	<i>II</i>	UCVTF	0	1	1	0	0	0	0	0	0			Rn					Rd			0x9E230000
534		FCVTAS	1	0	0	0	1	0	0	0	0			Rn					Rd			0x9E244000
535	<i>II</i>	FCVTAU	1	0	1	0	0	0	0	0	0			Rn					Rd			0x9E250000
536	<i>II</i>	FCVTPS	0	0	0	0	0	0	0	0	0			Rn					Rd			0x9E280000
537	<i>II</i>	FCVTPU	0	0	1	0	0	0	0	0	0			Rn					Rd			0x9E290000
538		FCVTMS	0	0	0	0	0	0	0	0	0			Rn					Rd			0x9E300000
539		FCVTMU	0	0	1	1	0	0	0	0	0			Rn					Rd			0x9E318000
540		FCVTZS	0	0	0	0	0	0	0	0	0			Rn					Rd			0x9E380000
541		FCVTZU	0	0	1	0	0	0	0	0	0			Rn					Rd			0x9E390000
542	<i>II</i>	FCVTNS	0	0	0	0	0	0	0	0	0			Rn					Rd			0x9E200000
543	<i>II</i>	FCVTNU	0	0	1	0	0	0	0	0	0			Rn					Rd			0x9E210000
544	<i>II</i>	SCVTF	0	1	0	0	0	0	0	0	0			Rn					Rd			0x9E620000
545		UCVTF	0	1	1	0	0	0	0	0	0			Rn					Rd			0x9E630000
546		FCVTAS	1	0	0	0	0	0	0	0	0			Rn					Rd			0x9E640000
547		FCVTAU	1	0	1	0	0	0	0	0	0			Rn					Rd			0x9E650000
548		FMOV	1	1	0	0	0	0	0	0	0			Rn					Rd			0x9E660000
549	<i>II</i>	FMOV	1	1	1	0	0	0	0	0	0			Rn					Rd			0x9E670000

1	in_use	Opcode	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary
550) //	FCVTPS	0	0	0	0	0	0	0	0	0			Rn					Rd			0x9E680000
551	· <i>II</i>	FCVTPU	0	0	1	0	0	0	0	0	0			Rn					Rd			0x9E690000
552	<u> </u>	FCVTMS	0	0	0	0	0	0	0	0	0			Rn					Rd			0x9E700000
553	3 //	FCVTMU	0	0	1	0	0	0	0	0	0			Rn					Rd			0x9E710000
554	. <i>II</i>	FCVTZS	0	0	0	0	0	0	0	0	0			Rn					Rd			0x9E780000
555	5 //	FCVTZU	0	0	1	0	0	0	0	0	0			Rn					Rd			0x9E790000
556	s <i>II</i>	FMOV	1	1	0	0	0	0	0	0	0			Rn					Rd			0x9EAE0000
557	, II	FMOV	1	1	1	0	0	0	0	0	0			Rn					Rd			0x9EAF0000
		loating-point data-processing (3 source)	Rm			о0			Ra					Rn					Rd			
) //	FMADD	Rm			0			Ra					Rn					Rd			0x1F000000
) //	FMSUB	Rm			1			Ra					Rn					Rd			0x1F008000
		FNMADD	Rm			0			Ra					Rn					Rd			0x1F200000
	2 //	FNMSUB	Rm			1			Ra					Rn					Rd			0x1F208000
563	3 //	FMADD	Rm			0			Ra					Rn					Rd			0x1F400000
564	. <i>II</i>	FMSUB	Rm			1			Ra					Rn					Rd			0x1F408000
565	5 //	FNMADD	Rm			0			Ra					Rn					Rd			0x1F600000
566	s <i>II</i>	FNMSUB	Rm			1			Ra					Rn					Rd			0x1F608000
567	, II . A	AdvSIMD scalar three same	Rm				op	coc	de		1			Rn					Rd			
568	3 //	SQADD	Rm			0	0	0	0	1	1			Rn					Rd			0x5E200C00
569)	SQSUB	Rm			0	0	1	0	1	1			Rn					Rd			0x5E202C00
570) //	CMGT	Rm			0	0	1	1	0	1			Rn					Rd			0x5E203400
571		CMGE	Rm			0	0	1	1	1	1			Rn					Rd			0x5E203C00
572	<u> </u>	SSHL	Rm			0	1	0	0	0	1			Rn					Rd			0x5E204400
573	3 //	SQSHL	Rm			0	1	0	0	1	1			Rn					Rd			0x5E204C00
574	. <i>II</i>	SRSHL	Rm			0	1	0	1	0	1			Rn					Rd			0x5E205400
575	5 //	SQRSHL	Rm			0	1	0	1	1	1			Rn					Rd			0x5E205C00
576	s <i>II</i>	ADD	Rm			1	0	0	0	0	1			Rn					Rd			0x5E208400
577	, II	CMTST	Rm			1	0	0	0	1	1			Rn					Rd			0x5E208C00
578	3 //	SQDMULH	Rm			1	0	1	1	0	1			Rn					Rd			0x5E20B400
579) <i> </i>	FMULX	Rm			1	1	0	1	1	1			Rn					Rd			0x5E20DC00
580) //	FCMEQ	Rm			1	1	1	0	0	1			Rn					Rd			0x5E20E400
581	· <i>II</i>	FRECPS	Rm			1	1	1	1	1	1			Rn					Rd			0x5E20FC00
582	2 //	FRSQRTS	Rm			1	1	1	1	1	1			Rn					Rd			0x5EA0FC00
583	3 //	UQADD	Rm			0	0	0	0	1	1			Rn					Rd			0x7E200C00

1	in_use	Opcode	18	17	16	15	14	13	12	11	10	9 8	3 7	6	5	4	3	2	1	0	Binary
584	<i> </i>	UQSUB	Rm			0	0	1	0	1	1		Rn					Rd			0x7E202C00
585	//	CMHI	Rm			0	0	1	1	0	1		Rn					Rd			0x7E203400
586	//	CMHS	Rm			0	0	1	1	1	1		Rn					Rd			0x7E203C00
587	//	USHL	Rm			0	1	0	0	0	1		Rn					Rd			0x7E204400
588	//	UQSHL	Rm			0	1	0	0	1	1		Rn					Rd			0x7E204C00
589	//	URSHL	Rm			0	1	0	1	0	1		Rn					Rd			0x7E205400
590	//	UQRSHL	Rm			0	1	0	1	1	1		Rn					Rd			0x7E205C00
591	//	SUB	Rm			1	0	0	0	0	1		Rn					Rd			0x7E208400
592	<i>II</i>	CMEQ	Rm			1	0	0	0	1	1		Rn					Rd			0x7E208C00
593	<i>II</i>	SQRDMULH	Rm			1	0	1	1	0	1		Rn					Rd			0x7E20B400
594	//	FCMGE	Rm			1	1	1	0	0	1		Rn					Rd			0x7E20E400
595	<i>II</i>	FACGE	Rm			1	1	1	0	1	1		Rn					Rd			0x7E20EC00
596	//	FABD	Rm			1	1	0	1	0	1		Rn					Rd			0x7EA0D400
597	//	FCMGT	Rm			1	1	1	0	0	1		Rn					Rd			0x7EA0E400
598	//	FACGT	Rm			1	1	1	0	1	1		Rn					Rd			0x7EA0EC00
599	// Ad	lvSIMD scalar three different	Rm			(орс	ode		0	0		Rn					Rd			
600	//	SQDMLAL	Rm			1	0	0	1	0	0		Rn					Rd			0x5E209000
601	//	SQDMLAL2	Rm			1	0	0	1	0	0		Rn					Rd			0x5E209000
602		SQDMLSL	Rm			1	0	1	1	0	0		Rn					Rd			0x5E20B000
603		SQDMLSL2	Rm			1	0	1	1	0	0		Rn					Rd			0x5E20B000
604	<i>II</i>	SQDMULL	Rm			1	1	0	1	0	0		Rn					Rd			0x5E20D000
605	<i>II</i>	SQDMULL2	Rm			1	1	0	1	0	0		Rn					Rd			0x5E20D000
606	// Ad	lvSIMD scalar two-reg misc	0	0		ор	coc	le		1	0		Rn					Rd			
607		SUQADD	0	0	0	0	0	1	1	1	0		Rn					Rd			0x5E203800
608		SQABS	0	0	0	0	1	1	1	1	0		Rn					Rd			0x5E207800
609		CMGT	0	0	0	1	0	0	0	1	0		Rn					Rd			0x5E208800
610		CMEQ	0	0	0	1	0	0	1	1	0		Rn					Rd			0x5E209800
611		CMLT	0	0	0	1	0	1	0	1	0		Rn					Rd			0x5E20A800
612		ABS	0	0	0	1	0	1	1	1	0		Rn					Rd			0x5E20B800
613		SQXTN	0	0	1	0	1	0	0	1	0		Rn					Rd			0x5E214800
614		SQXTN2	0	0	1	0	1	0	0	1	0		Rn					Rd			0x5E214800
615		FCVTNS	0	0	1	1	0	1	0	1	0		Rn					Rd			0x5E21A800
616		FCVTMS	0	0	1	1	0	1	1	1	0		Rn					Rd			0x5E21B800
617	<i>II</i>	FCVTAS	0	0	1	1	1	0	0	1	0		Rn					Rd			0x5E21C800

1	in_use	Opcode	18	17	16	15	14	13	12	11	10	9	8 7	6	5	4	3	2	1	0	Binary
618	<i>II</i>	SCVTF	0	0	1	1	1	0	1	1	0		Rn					Rd			0x5E21D800
619	<i>II</i>	FCMGT	0	0	0	1	1	0	0	1	0		Rn					Rd			0x5EA0C800
620	<i>II</i>	FCMEQ	0	0	0	1	1	0	1	1	0		Rn					Rd			0x5EA0D800
621	<i>II</i>	FCMLT	0	0	0	1	1	1	0	1	0		Rn					Rd			0x5EA0E800
622	<i>II</i>	FCVTPS	0	0	1	1	0	1	0	1	0		Rn					Rd			0x5EA1A800
623	<i>II</i>	FCVTZS	0	0	1	1	0	1	1	1	0		Rn					Rd			0x5EA1B800
624	<i>II</i>	FRECPE	0	0	1	1	1	0	1	1	0		Rn					Rd			0x5EA1D800
625	<i>II</i>	FRECPX	0	0	1	1	1	1	1	1	0		Rn					Rd			0x5EA1F800
626	<i>II</i>	USQADD	0	0	0	0	0	1	1	1	0		Rn					Rd			0x7E203800
627	<i>II</i>	SQNEG	0	0	0	0	1	1	1	1	0		Rn					Rd			0x7E207800
628	<i>II</i>	CMGE	0	0	0	1	0	0	0	1	0		Rn					Rd			0x7E208800
629	<i>II</i>	CMLE	0	0	0	1	0	0	1	1	0		Rn					Rd			0x7E209800
630	//	NEG	0	0	0	1	0	1	1	1	0		Rn					Rd			0x7E20B800
631	<i>II</i>	SQXTUN	0	0	1	0	0	1	0	1	0		Rn					Rd			0x7E212800
632	<i>II</i>	SQXTUN2	0	0	1	0	0	1	0	1	0		Rn					Rd			0x7E212800
633	<i>II</i>	UQXTN	0	0	1	0	1	0	0	1	0		Rn					Rd			0x7E214800
634	<i>II</i>	UQXTN2	0	0	1	0	1	0	0	1	0		Rn					Rd			0x7E214800
635	<i>II</i>	FCVTXN	0	0	1	0	1	1	0	1	0		Rn					Rd			0x7E216800
636	<i>II</i>	FCVTXN2	0	0	1	0	1	1	0	1	0		Rn					Rd			0x7E216800
637	<i>II</i>	FCVTNU	0	0	1	1	0	1	0	1	0		Rn					Rd			0x7E21A800
638	//	FCVTMU	0	0	1	1	0	1	1	1	0		Rn					Rd			0x7E21B800
639	<i>II</i>	FCVTAU	0	0	1	1	1	0	0	1	0		Rn					Rd			0x7E21C800
640	<i>II</i>	UCVTF	0	0	1	1	1	0	1	1	0		Rn					Rd			0x7E21D800
641	<i>II</i>	FCMGE	0	0	0	1	1	0	0	1	0		Rn					Rd			0x7EA0C800
642	<i>II</i>	FCMLE	0	0	0	1	1	0	1	1	0		Rn					Rd			0x7EA0D800
643	<i>II</i>	FCVTPU	0	0	1	1	0	1	0	1	0		Rn					Rd			0x7EA1A800
644	<i>II</i>	FCVTZU	0	0	1	1	0	1	1	1	0		Rn					Rd			0x7EA1B800
645	<i>II</i>	FRSQRTE	0	0	1	1	1	0	1	1	0		Rn					Rd			0x7EA1D800
646	// Ac	lvSIMD scalar pairwise	0	0		op	coc	de		1	0		Rn	l				Rd			
647	<i>II</i>	ADDP	0	0	1	1	0	1	1	1	0		Rn					Rd			0x5E31B800
648	//	FMAXNMP	0	0	0	1	1	0	0	1	0		Rn					Rd			0x7E30C800
649		FADDP	0	0	0	1	1	0	1	1	0		Rn					Rd			0x7E30D800
650		FMAXP	0	0	0	1	1	1	1	1	0		Rn					Rd			0x7E30F800
651	<i>II</i>	FMINNMP	0	0	0	1	1	0	0	1	0		Rn					Rd			0x7EB0C800

1	in_use	Opcode	18 17	16	15	14	13	12	11	10	9 8	7	6	5	4	3	2	1	0	Binary
652	<i>II</i>	FMINP	0 0	0	1	1	1	1	1	0		Rn					Rd			0x7EB0F800
653	// Ac	lvSIMD scalar copy	mm5		0		im	m4		1		Rn					Rd			
654	<i>II</i>	DUP		-	0	0	0	0	0	1		Rn					Rd			0x5E000400
655	// Ac	lvSIMD scalar x indexed element	Rm			opc	ode		Н	0		Rn					Rd			
656		SQDMLAL	Rm		0	0	1	1	Н	0		Rn					Rd			0x5F003000
657	//	SQDMLAL2	Rm		0	0	1	1	Н	0		Rn					Rd			0x5F003000
658	//	SQDMLSL	Rm		0	1	1	1	Н	0		Rn					Rd			0x5F007000
659	//	SQDMLSL2	Rm		0	1	1	1	Н	0		Rn					Rd			0x5F007000
660	<i>II</i>	SQDMULL	Rm		1	0	1	1	Н	0		Rn					Rd			0x5F00B000
661	//	SQDMULL2	Rm		1	0	1	1	Н	0		Rn					Rd			0x5F00B000
662	//	SQDMULH	Rm		1	1	0	0	Н	0		Rn					Rd			0x5F00C000
663		SQRDMULH	Rm		1	1	0	1	Н	0		Rn					Rd			0x5F00D000
664	//	FMLA	Rm		0	0	0	1	Н	0		Rn					Rd			0x5F801000
665	<i>II</i>	FMLS	Rm		0	1	0	1	Н	0		Rn					Rd			0x5F805000
666	<i>II</i>	FMUL	Rm		1	0	0	1	Н	0		Rn					Rd			0x5F809000
667	<i>II</i>	FMULX	Rm		1	0	0	1	Н	0		Rn					Rd			0x7F809000
668	// Ac	lvSIMD scalar shift by immediate	imm	b		o	ococ	de		1		Rn					Rd			
669	<i>II</i>	SSHR	imm	b	0	0	0	0	0	1		Rn					Rd			0x5F000400
670	<i>II</i>	SSRA	imm	b	0	0	0	1	0	1		Rn					Rd			0x5F001400
671	<i>II</i>	SRSHR	imm	b	0	0	1	0	0	1		Rn					Rd			0x5F002400
672	<i>II</i>	SRSRA	imm	b	0	0	1	1	0	1		Rn					Rd			0x5F003400
673	<i>II</i>	SHL	imm	b	0	1	0	1	0	1		Rn					Rd			0x5F005400
674	<i>II</i>	SQSHL	imm	b	0	1	1	1	0	1		Rn					Rd			0x5F007400
675	<i>II</i>	SQSHRN	imm	b	1	0	0	1	0	1		Rn					Rd			0x5F009400
676	<i>II</i>	SQSHRN2	imm	b	1	0	0	1	0	1		Rn					Rd			0x5F009400
677	<i>II</i>	SQRSHRN	imm	b	1	0	0	1	1	1		Rn					Rd			0x5F009C00
678	<i>II</i>	SQRSHRN2	imm	b	1	0	0	1	1	1		Rn					Rd			0x5F009C00
679	<i>II</i>	SCVTF	imm	b	1	1	1	0	0	1		Rn					Rd			0x5F00E400
680	<i>II</i>	FCVTZS	imm	b	1	1	1	1	1	1		Rn					Rd			0x5F00FC00
681	<i>II</i>	USHR	imm	b	0	0	0	0	0	1		Rn					Rd			0x7F000400
682	<i>II</i>	USRA	imm	b	0	0	0	1	0	1		Rn					Rd			0x7F001400
683	//	URSHR	imm	b	0	0	1	0	0	1		Rn					Rd			0x7F002400
684	//	URSRA	imm	b	0	0	1	1	0	1		Rn					Rd			0x7F003400
685	<i>II</i>	SRI	imm	b	0	1	0	0	0	1		Rn					Rd			0x7F004400

1	in_use	Opcode	18	17	16	15	14	13	12	11	10	9 8	7	6	5	4	3	2	1	0	Binary
686	<i>II</i>	SLI	İI	mmk)	0	1	0	1	0	1		Rn					Rd			0x7F005400
687	<i>II</i>	SQSHLU	İI	mmk)	0	1	1	0	0	1		Rn					Rd			0x7F006400
688	<i>II</i>	UQSHL	İI	mmk)	0	1	1	1	0	1		Rn					Rd			0x7F007400
689	<i>II</i>	SQSHRUN	İI	mmk)	1	0	0	0	0	1		Rn					Rd			0x7F008400
690	<i>II</i>	SQSHRUN2	İI	mmk)	1	0	0	0	0	1		Rn					Rd			0x7F008400
691	<i>II</i>	SQRSHRUN	İI	mmk)	1	0	0	0	1	1		Rn					Rd			0x7F008C00
692	<i>II</i>	SQRSHRUN2	İI	mmk)	1	0	0	0	1	1		Rn					Rd			0x7F008C00
693	<i>II</i>	UQSHRN	İI	mmk)	1	0	0	1	0	1		Rn					Rd			0x7F009400
694	<i>II</i>	UQRSHRN	İI	mmk)	1	0	0	1	1	1		Rn					Rd			0x7F009C00
695	<i>II</i>	UQRSHRN2	İI	mmk)	1	0	0	1	1	1		Rn					Rd			0x7F009C00
696	<i>II</i>	UCVTF	İI	mmk)	1	1	1	0	0	1		Rn					Rd			0x7F00E400
697	<i>II</i>	FCVTZU	İI	mmk)	1	1	1	1	1	1		Rn					Rd			0x7F00FC00
698	// Cr	ypto three-reg SHA	Rm			0	op	oco	de	0	0		Rn					Rd			
699	<i>II</i>	SHA1C	Rm			0	0	0	0	0	0		Rn					Rd			0x5E000000
700	<i>II</i>	SHA1P	Rm			0	0	0	1	0	0		Rn					Rd			0x5E001000
701	<i>II</i>	SHA1M	Rm			0	0	1	0	0	0		Rn					Rd			0x5E002000
702	<i>II</i>	SHA1SU0	Rm			0	0	1	1	0	0		Rn					Rd			0x5E003000
703	<i>II</i>	SHA256H	Rm			0	1	0	0	0	0		Rn					Rd			0x5E004000
704	<i>II</i>	SHA256H2	Rm			0	1	0	1	0	0		Rn					Rd			0x5E005000
705	<i>II</i>	SHA256SU1	Rm			0	1	1	0	0	0		Rn					Rd			0x5E006000
706	// Cr	ypto two-reg SHA	0	0		op	coc	de		1	0		Rn					Rd			
707	<i>II</i>	SHA1H	0	0	0	0	0	0	0	1	0		Rn					Rd			0x5E280800
708	//	SHA1SU1	0	0	0	0	0	0	1	1	0		Rn					Rd			0x5E281800
709	<i>II</i>	SHA256SU0	0	0	0	0	0	1	0	1	0		Rn					Rd			0x5E282800
710	// Cr	ypto AES	0	0		op	coc	de		1	0		Rn					Rd			
711	<i>II</i>	AESE	0	0	0	0	1	0	0	1	0		Rn					Rd			0x4E284800
712	//	AESD	0	0	0	0	1	0	1	1	0		Rn					Rd			0x4E285800
713	<i>II</i>	AESMC	0	0	0	0	1	1	0	1	0		Rn					Rd			0x4E286800
714	<i>II</i>	AESIMC	0	0	0	0	1	1	1	1	0		Rn					Rd			0x4E287800
715	// Ad	vSIMD three same	Rm				op	oco	de		1		Rn					Rd			
716	<i>II</i>	SHADD	Rm			0	0	0	0	0	1		Rn					Rd			0x0E200400
717		SQADD	Rm			0	0	0	0	1	1		Rn					Rd			0x0E200C00
718		SRHADD	Rm			0	0	0	1	0	1		Rn					Rd			0x0E201400
719	<i>II</i>	SHSUB	Rm			0	0	1	0	0	1		Rn					Rd			0x0E202400

1	in_use	Opcode	18 1	7 16	15	14	13	12	11	10	9 8	3 7	6	5	4	3	2	1	0	Binary
720	<i> </i>	SQSUB	Rm		0	0	1	0	1	1		Rr	1				Rd			0x0E202C00
721	<i>II</i>	CMGT	Rm		0	0	1	1	0	1		Rr	1				Rd			0x0E203400
722	<i>II</i>	CMGE	Rm		0	0	1	1	1	1		Rr	1				Rd			0x0E203C00
723	<i>II</i>	SSHL Vector	Rm		0	1	0	0	0	1		Rr	1				Rd			0x0E204400
724	<i>II</i>	SQSHL	Rm		0	1	0	0	1	1		Rr	1				Rd			0x0E204C00
725	<i>II</i>	SRSHL	Rm		0	1	0	1	0	1		Rr	1				Rd			0x0E205400
726	<i>II</i>	SQRSHL	Rm		0	1	0	1	1	1		Rr	1				Rd			0x0E205C00
727	<i>II</i>	SMAX	Rm		0	1	1	0	0	1		Rr	1				Rd			0x0E206400
728		SMIN	Rm		0	1	1	0	1	1		Rr	1				Rd			0x0E206C00
729	<i>II</i>	SABD	Rm		0	1	1	1	0	1		Rr	1				Rd			0x0E207400
730		SABA	Rm		0	1	1	1	1	1		Rr					Rd			0x0E207C00
731		ADD	Rm		1	0	0	0	0	1		Rr	1				Rd			0x0E208400
732		CMTST	Rm		1	0	0	0	1	1		Rr					Rd			0x0E208C00
733		MLA	Rm		1	0	0	1	0	1		Rr	1				Rd			0x0E209400
734		MUL	Rm		1	0	0	1	1	1		Rr					Rd			0x0E209C00
735	<i>II</i>	SMAXP	Rm		1	0	1	0	0	1		Rr					Rd			0x0E20A400
736	<i>II</i>	SMINP	Rm		1	0	1	0	1	1		Rr	1				Rd			0x0E20AC00
737	<i>II</i>	SQDMULH	Rm		1	0	1	1	0	1		Rr					Rd			0x0E20B400
738		ADDP	Rm		1	0	1	1	1	1		Rr	1				Rd			0x0E20BC00
739		FMAXNM	Rm		1	1	0	0	0	1		Rr					Rd			0x0E20C400
740		FMLA	Rm		1	1	0	0	1	1		Rr					Rd			0x0E20CC00
741		FADD	Rm		1	1	0	1	0	1		Rr	1				Rd			0x0E20D400
742		FMULX	Rm		1	1	0	1	1	1		Rr					Rd			0x0E20DC00
743		FCMEQ	Rm		1	1	1	0	0	1		Rr					Rd			0x0E20E400
744		FMAX	Rm		1	1	1	1	0	1		Rr					Rd			0x0E20F400
745	<i>II</i>	FRECPS	Rm		1	1	1	1	1	1		Rr					Rd			0x0E20FC00
746		AND	Rm		0	0	0	1	1	1		Rr					Rd			0x0E201C00
747	<i>II</i>	BIC	Rm		0	0	0	1	1	1		Rr					Rd			0x0E601C00
748		FMINNM	Rm		1	1	0	0	0	1		Rr	1				Rd			0x0EA0C400
749		FMLS	Rm		1	1	0	0	1	1		Rr					Rd			0x0EA0CC00
750	<i>II</i>	FSUB	Rm		1	1	0	1	0	1		Rr					Rd			0x0EA0D400
751		FMIN	Rm		1	1	1	1	0	1		Rr					Rd			0x0EA0F400
752		FRSQRTS	Rm		1	1	1	1	1	1		Rr					Rd			0x0EA0FC00
753	<i>II</i>	ORR	Rm		0	0	0	1	1	1		Rr	1				Rd			0x0EA01C00

1		in_use	Opcode	18 1	17 ·	16 1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary
7	54	<i>II</i>	ORN	Rm		(0	0	0	1	1	1			Rn					Rd			0x0EE01C00
7	55	<i>II</i>	UHADD	Rm		(0	0	0	0	0	1			Rn					Rd			0x2E200400
7	56	<i>II</i>	UQADD	Rm		(0	0	0	0	1	1			Rn					Rd			0x2E200C00
7	57	<i>II</i>	URHADD	Rm		(0	0	0	1	0	1			Rn					Rd			0x2E201400
7	58	<i>II</i>	UHSUB	Rm		(0	0	1	0	0	1			Rn					Rd			0x2E202400
7	59	<i>II</i>		Rm		(0	0	1	0	1	1			Rn					Rd			0x2E202C00
7	60	<i>II</i>	CMHI	Rm		(0	0	1	1	0	1			Rn					Rd			0x2E203400
7	61	<i>II</i>	CMHS	Rm		(0	0	1	1	1	1			Rn					Rd			0x2E203C00
7	62	<i>II</i>	USHL	Rm		(0	1	0	0	0	1			Rn					Rd			0x2E204400
7	63	<i>II</i>	UQSHL	Rm		(0	1	0	0	1	1			Rn					Rd			0x2E204C00
7	64	<i>II</i>	URSHL	Rm		(0	1	0	1	0	1			Rn					Rd			0x2E205400
7	65	<i>II</i>	UQRSHL	Rm		(0	1	0	1	1	1			Rn					Rd			0x2E205C00
7	66	<i>II</i>	UMAX	Rm		(0	1	1	0	0	1			Rn					Rd			0x2E206400
7	67	<i>II</i>	UMIN	Rm		(0	1	1	0	1	1			Rn					Rd			0x2E206C00
7	68	<i>II</i>	UABD	Rm		(0	1	1	1	0	1			Rn					Rd			0x2E207400
7	69	<i>II</i>	UABA	Rm		(0	1	1	1	1	1			Rn					Rd			0x2E207C00
7	70	<i>II</i>	SUB	Rm			1	0	0	0	0	1			Rn					Rd			0x2E208400
7	71	<i>II</i>	CMEQ	Rm			1	0	0	0	1	1			Rn					Rd			0x2E208C00
7	72	<i>II</i>	MLS	Rm			1	0	0	1	0	1			Rn					Rd			0x2E209400
	73		PMUL	Rm			1	0	0	1	1	1			Rn					Rd			0x2E209C00
7	74	<i>II</i>	UMAXP	Rm			1	0	1	0	0	1			Rn					Rd			0x2E20A400
7	75	<i>II</i>	UMINP	Rm			1	0	1	0	1	1			Rn					Rd			0x2E20AC00
7	76	<i>II</i>	SQRDMULH	Rm			1	0	1	1	0	1			Rn					Rd			0x2E20B400
7	77	<i>II</i>	FMAXNMP	Rm			1	0	1	1	0	1			Rn					Rd			0x2E20B400
7	78	<i>II</i>	FADDP	Rm			1	1	0	1	0	1			Rn					Rd			0x2E20D400
7	79	<i>II</i>	FMUL	Rm			1	1	0	1	1	1			Rn					Rd			0x2E20DC00
7	80	<i>II</i>	FCMGE	Rm			1	1	1	0	0	1			Rn					Rd			0x2E20E400
7	81	<i>II</i>	FACGE	Rm			1	1	1	0	1	1			Rn					Rd			0x2E20EC00
	82		FMAXP	Rm			1	1	1	1	0	1			Rn					Rd			0x2E20F400
7	83	<i>II</i>	FDIV	Rm			1	1	1	1	1	1			Rn					Rd			0x2E20FC00
7	84	<i>II</i>	EOR	Rm		(0	0	0	1	1	1			Rn					Rd			0x2E201C00
7	85	<i>II</i>	BSL	Rm		(0	0	0	1	1	1			Rn					Rd			0x2E601C00
7	86	<i>II</i>	FMINNMP	Rm			1	1	0	0	0	1			Rn					Rd			0x2EA0C400
7	87	<i>II</i>	FABD	Rm			1	1	0	1	0	1			Rn					Rd			0x2EA0D400

1	in_use	Opcode	18 17	16	15	14	13	12	11	10	9 8	7	6	5	4	3	2	1	0	Binary
788	<i>II</i>	FCMGT	Rm		1	1	1	0	0	1		Rn					Rd			0x2EA0E400
789	<i>II</i>	FACGT	Rm		1	1	1	0	1	1		Rn					Rd			0x2EA0EC00
790	<i>II</i>	FMINP	Rm		1	1	1	1	0	1		Rn					Rd			0x2EA0F400
791	<i>II</i>	BIT	Rm		0	0	0	1	1	1		Rn					Rd			0x2EA01C00
792	<i>II</i>	BIF	Rm		0	0	0	1	1	1		Rn					Rd			0x2EE01C00
793	// Ad	vSIMD three different	Rm		(орс	ode		0	0		Rn					Rd			
794	<i>II</i>	SADDL	Rm		0	0	0	0	0	0		Rn					Rd			0x0E200000
795	<i>II</i>	SADDL2	Rm		0	0	0	0	0	0		Rn					Rd			0x4E200000
796	<i>II</i>	SADDW	Rm		0	0	0	1	0	0		Rn					Rd			0x0E201000
797	<i>II</i>	SADDW2	Rm		0	0	0	1	0	0		Rn					Rd			0x4E201000
798	<i>II</i>	SSUBL	Rm		0	0	1	0	0	0		Rn					Rd			0x0E202000
799	<i>II</i>	SSUBL2	Rm		0	0	1	0	0	0		Rn					Rd			0x4E202000
800	<i>II</i>	SSUBW	Rm		0	0	1	1	0	0		Rn					Rd			0x0E203000
801	<i>II</i>	SSUBW2	Rm		0	0	1	1	0	0		Rn					Rd			0x4E203000
802	<i>II</i>	ADDHN	Rm		0	1	0	0	0	0		Rn					Rd			0x0E204000
803	<i>II</i>	ADDHN2	Rm		0	1	0	0	0	0		Rn					Rd			0x4E204000
804	<i>II</i>	SABAL	Rm		0	1	0	1	0	0		Rn					Rd			0x0E205000
805	<i>II</i>	SABAL2	Rm		0	1	0	1	0	0		Rn					Rd			0x4E205000
806	<i>II</i>	SUBHN	Rm		0	1	1	0	0	0		Rn					Rd			0x0E206000
807	<i>II</i>	SUBHN2	Rm		0	1	1	0	0	0		Rn					Rd			0x4E206000
808	<i>II</i>	SABDL	Rm		0	1	1	1	0	0		Rn					Rd			0x0E207000
809	<i>II</i>	SABDL2	Rm		0	1	1	1	0	0		Rn					Rd			0x4E207000
810	<i>II</i>	SMLAL	Rm		1	0	0	0	0	0		Rn					Rd			0x0E208000
811	<i>II</i>	SMLAL2	Rm		1	0	0	0	0	0		Rn					Rd			0x4E208000
812	<i>II</i>	SQDMLAL	Rm		1	0	0	1	0	0		Rn					Rd			0x0E209000
813	<i>II</i>	SQDMLAL2	Rm		1	0	0	1	0	0		Rn					Rd			0x4E209000
814	<i>II</i>	SMLSL	Rm		1	0	1	0	0	0		Rn					Rd			0x0E20A000
815	<i>II</i>	SMLSL2	Rm		1	0	1	0	0	0		Rn					Rd			0x4E20A000
816	<i>II</i>	SQDMLSL	Rm		1	0	1	1	0	0		Rn					Rd			0x0E20B000
817	<i>II</i>	SQDMLSL2	Rm		1	0	1	1	0	0		Rn					Rd			0x4E20B000
818	<i>II</i>	SMULL	Rm		1	1	0	0	0	0		Rn					Rd			0x0E20C000
819	<i>II</i>	SMULL2	Rm		1	1	0	0	0	0		Rn					Rd			0x4E20C000
820	<i>II</i>	SQDMULL	Rm		1	1	0	1	0	0		Rn					Rd			0x0E20D000
821	<i>II</i>	SQDMULL2	Rm		1	1	0	1	0	0		Rn					Rd			0x4E20D000

1		in_use	Opcode	18	17	16	15	14	13	12	11	10	9 8	3 7	6	5	4	3	2	1	0	Binary
8	22	<i>II</i>	PMULL	Rm			1	1	1	0	0	0		Rn)				Rd			0x0E20E000
8	23	<i>II</i>	PMULL2	Rm			1	1	1	0	0	0		Rn	1				Rd			0x4E20E000
8	24	<i>II</i>	UADDL	Rm			0	0	0	0	0	0		Rn	1				Rd			0x2E200000
8	25	<i>II</i>	UADDL2	Rm			0	0	0	0	0	0		Rn	1				Rd			0x6E200000
8	26	<i>II</i>	UADDW	Rm			0	0	0	1	0	0		Rn	1				Rd			0x2E201000
8	27	<i>II</i>	UADDW2	Rm			0	0	0	1	0	0		Rn	1				Rd			0x6E201000
8	28	<i>II</i>	USUBL	Rm			0	0	1	0	0	0		Rn	1				Rd			0x2E202000
8	29	<i>II</i>	USUBL2	Rm			0	0	1	0	0	0		Rn	1				Rd			0x6E202000
8	30	<i>II</i>	USUBW	Rm			0	0	1	1	0	0		Rn	1				Rd			0x2E203000
8	31	<i>II</i>	USUBW2	Rm			0	0	1	1	0	0		Rn	1				Rd			0x6E203000
8	32	<i>II</i>	RADDHN	Rm			0	1	0	0	0	0		Rn	1				Rd			0x2E204000
8	33	<i>II</i>	RADDHN2	Rm			0	1	0	0	0	0		Rn	1				Rd			0x6E204000
8	34	<i>II</i>	UABAL	Rm			0	1	0	1	0	0		Rn	1				Rd			0x2E205000
8	35	<i>II</i>	UABAL2	Rm			0	1	0	1	0	0		Rn	1				Rd			0x6E205000
8	36	<i>II</i>	RSUBHN	Rm			0	1	1	0	0	0		Rn	1				Rd			0x2E206000
8	37	<i>II</i>	RSUBHN2	Rm			0	1	1	0	0	0		Rn	1				Rd			0x6E206000
8	38	<i>II</i>	UABDL	Rm			0	1	1	1	0	0		Rn	1				Rd			0x2E207000
8	39	<i>II</i>	UABDL2	Rm			0	1	1	1	0	0		Rn	1				Rd			0x6E207000
8	40	<i>II</i>	UMLAL	Rm			1	0	0	0	0	0		Rn	1				Rd			0x2E208000
8	41	<i>II</i>	UMLAL2	Rm			1	0	0	0	0	0		Rn	1				Rd			0x6E208000
8	42	<i>II</i>	UMLSL	Rm			1	0	1	0	0	0		Rn	1				Rd			0x2E20A000
8	43	<i>II</i>	UMLSL2	Rm			1	0	1	0	0	0		Rn	1				Rd			0x6E20A000
8	44	<i>II</i>	UMULL	Rm			1	1	0	0	0	0		Rn	1				Rd			0x2E20C000
8	45	<i>II</i>	UMULL2	Rm			1	1	0	0	0	0		Rn	1				Rd			0x6E20C000
8	46	// Ad	vSIMD two-reg misc	0	0		op	coc	de		1	0		Rr	ì				Rd			
8	47	<i>II</i>	REV64	0	0	0	0	0	0	0	1	0		Rn	1				Rd			0x0E200800
8	48	<i>II</i>	REV16	0	0	0	0	0	0	1	1	0		Rn	1				Rd			0x0E201800
8	49	<i>II</i>	SADDLP	0	0	0	0	0	1	0	1	0		Rn	1				Rd			0x0E202800
8	50	<i>II</i>	SUQADD	0	0	0	0	0	1	1	1	0		Rn	1				Rd			0x0E203800
8	51	<i>II</i>	CLS	0	0	0	0	1	0	0	1	0		Rn	1				Rd			0x0E204800
8	52	<i>II</i>	CNT	0	0	0	0	1	0	1	1	0		Rn	1				Rd			0x0E205800
	53		SADALP	0	0	0	0	1	1	0	1	0		Rr					Rd			0x0E206800
8	54	<i>II</i>	SQABS	0	0	0	0	1	1	1	1	0		Rr					Rd			0x0E207800
8	55	<i>II</i>	CMGT	0	0	0	1	0	0	0	1	0		Rr	1				Rd			0x0E208800

1	in_use	Opcode	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Binary
856	<i>II</i>	CMEQ	0	0	0	1	0	0	1	1	0			Rn					Rd			0x0E209800
857	<i>II</i>	CMLT	0	0	0	1	0	1	0	1	0			Rn					Rd			0x0E20A800
858	<i>II</i>	ABS	0	0	0	1	0	1	1	1	0			Rn					Rd			0x0E20B800
859	<i>II</i>	XTN	0	0	1	0	0	1	0	1	0			Rn					Rd			0x0E212800
860	<i>II</i>	XTN2	0	0	1	0	0	1	0	1	0			Rn					Rd			0x0E212800
861	<i>II</i>	SQXTN	0	0	1	0	1	0	0	1	0			Rn					Rd			0x0E214800
862	<i>II</i>	SQXTN2	0	0	1	0	1	0	0	1	0			Rn					Rd			0x0E214800
863	<i>II</i>	FCVTN	0	0	1	0	1	1	0	1	0			Rn					Rd			0x0E216800
864	<i>II</i>	FCVTN2	0	0	1	0	1	1	0	1	0			Rn					Rd			0x0E216800
865	<i>II</i>	FCVTL	0	0	1	0	1	1	1	1	0			Rn					Rd			0x0E217800
866	<i>II</i>	FCVTL2	0	0	1	0	1	1	1	1	0			Rn					Rd			0x0E217800
867	<i>II</i>	FRINTN	0	0	1	1	0	0	0	1	0			Rn					Rd			0x0E218800
868	<i>II</i>	FRINTM	0	0	1	1	0	0	1	1	0			Rn					Rd			0x0E219800
869	<i>II</i>	FCVTNS	0	0	1	1	0	1	0	1	0			Rn					Rd			0x0E21A800
870	<i>II</i>	FCVTMS	0	0	1	1	0	1	1	1	0			Rn					Rd			0x0E21B800
871	<i>II</i>	FCVTAS	0	0	1	1	1	0	0	1	0			Rn					Rd			0x0E21C800
872	<i>II</i>	SCVTF	0	0	1	1	1	0	1	1	0			Rn					Rd			0x0E21D800
873	<i>II</i>	FCMGT	0	0	0	1	1	0	0	1	0			Rn					Rd			0x0EA0C800
874	<i>II</i>	FCMEQ	0	0	0	1	1	0	1	1	0			Rn					Rd			0x0EA0D800
875	<i>II</i>	FCMLT	0	0	0	1	1	1	0	1	0			Rn					Rd			0x0EA0E800
876	<i>II</i>	FABS	0	0	0	1	1	1	1	1	0			Rn					Rd			0x0EA0F800
877	<i>II</i>	FRINTP	0	0	1	1	0	0	0	1	0			Rn					Rd			0x0EA18800
878	<i>II</i>	FRINTZ	0	0	1	1	0	0	1	1	0			Rn					Rd			0x0EA19800
879	<i>II</i>	FCVTPS	0	0	1	1	0	1	0	1	0			Rn					Rd			0x0EA1A800
880	<i>II</i>	FCVTZS	0	0	1	1	0	1	1	1	0			Rn					Rd			0x0EA1B800
881	<i>II</i>	URECPE	0	0	1	1	1	0	0	1	0			Rn					Rd			0x0EA1C800
882	<i>II</i>	FRECPE	0	0	1	1	1	0	1	1	0			Rn					Rd			0x0EA1D800
883	<i>II</i>	REV32	0	0	0	0	0	0	0	1	0			Rn					Rd			0x2E200800
884	<i>II</i>	UADDLP	0	0	0	0	0	1	0	1	0			Rn					Rd			0x2E202800
885	<i>II</i>	USQADD	0	0	0	0	0	1	1	1	0			Rn					Rd			0x2E203800
886	<i>II</i>	CLZ	0	0	0	0	1	0	0	1	0			Rn					Rd			0x2E204800
887	<i>II</i>	UADALP	0	0	0	0	1	1	0	1	0			Rn					Rd			0x2E206800
888	<i>II</i>	SQNEG	0	0	0	0	1	1	1	1	0			Rn					Rd			0x2E207800
889	<i>II</i>	CMGE	0	0	0	1	0	0	0	1	0			Rn					Rd			0x2E208800

1		in_use	Opcode	18	17	16	15	14	13	12	11	10	9 8	3 7	6	5	4	3	2	1	0	Binary
89	90	<i>II</i>	CMLE	0	0	0	1	0	0	1	1	0		Rn					Rd			0x2E209800
89	91	II .	NEG	0	0	0	1	0	1	1	1	0		Rn					Rd			0x2E20B800
89	92	II .	SQXTUN	0	0	1	0	0	1	0	1	0		Rn					Rd			0x2E212800
89	93	<i>II</i>	SQXTUN2	0	0	1	0	0	1	0	1	0		Rn					Rd			0x2E212800
89	94	<i>II</i>	SHLL	0	0	1	0	0	1	1	1	0		Rn					Rd			0x2E213800
89	95	<i>II</i>	SHLL2	0	0	1	0	0	1	1	1	0		Rn					Rd			0x2E213800
89	96	<i>II</i>	UQXTN	0	0	1	0	1	0	0	1	0		Rn					Rd			0x2E214800
89	97	<i>II</i>	UQXTN2	0	0	1	0	1	0	0	1	0		Rn					Rd			0x2E214800
89	98	<i>II</i>	FCVTXN	0	0	1	0	1	1	0	1	0		Rn					Rd			0x2E216800
89	99	<i>II</i>	FCVTXN2	0	0	1	0	1	1	0	1	0		Rn					Rd			0x2E216800
90	00	<i>II</i>	FRINTA	0	0	1	1	0	0	0	1	0		Rn					Rd			0x2E218800
	01		FRINTX	0	0	1	1	0	0	1	1	0		Rn					Rd			0x2E219800
90)2	<i>II</i>	FCVTNU	0	0	1	1	0	1	0	1	0		Rn					Rd			0x2E21A800
90)3	<i>II</i>	FCVTMU	0	0	1	1	0	1	1	1	0		Rn					Rd			0x2E21B800
90)4	<i>II</i>	FCVTAU	0	0	1	1	1	0	0	1	0		Rn					Rd			0x2E21C800
90)5	<i>II</i>	UCVTF	0	0	1	1	1	0	1	1	0		Rn					Rd			0x2E21D800
90	06	<i>II</i>	NOT	0	0	0	0	1	0	1	1	0		Rn					Rd			0x2E205800
90)7	<i>II</i>	RBIT	0	0	0	0	1	0	1	1	0		Rn					Rd			0x2E605800
90	80	<i>II</i>	FCMGE	0	0	0	1	1	0	0	1	0		Rn					Rd			0x2EA0C800
90)9	<i>II</i>	FCMLE	0	0	0	1	1	0	1	1	0		Rn					Rd			0x2EA0D800
91	10	<i>II</i>	FNEG	0	0	0	1	1	1	1	1	0		Rn					Rd			0x2EA0F800
	11		FRINTI	0	0	1	1	0	0	1	1	0		Rn					Rd			0x2EA19800
	12		FCVTPU	0	0	1	1	0	1	0	1	0		Rn					Rd			0x2EA1A800
	13		FCVTZU	0	0	1	1	0	1	1	1	0		Rn					Rd			0x2EA1B800
91	14	<i>II</i>	URSQRTE	0	0	1	1	1	0	0	1	0		Rn					Rd			0x2EA1C800
91	15	<i>II</i>	FRSQRTE	0	0	1	1	1	0	1	1	0		Rn					Rd			0x2EA1D800
91	16	<i>II</i>	FSQRT	0	0	1	1	1	1	1	1	0		Rn					Rd			0x2EA1F800
	17		lvSIMD across lanes	0	0		op	coc	de		1	0		Rn					Rd			
	18		SADDLV	0	0	0	0	0	1	1	1	0		Rn					Rd			0x0E303800
	19		SMAXV	0	0	0	1	0	1	0	1	0		Rn					Rd			0x0E30A800
92	20	<i>II</i>	SMINV	0	0	1	1	0	1	0	1	0		Rn					Rd			0x0E31A800
	21		ADDV	0	0	1	1	0	1	1	1	0		Rn					Rd			0x0E31B800
	22		UADDLV	0	0	0	0	0	1	1	1	0		Rn					Rd			0x2E303800
92	23	<i>II</i>	UMAXV	0	0	0	1	0	1	0	1	0		Rn					Rd			0x2E30A800

1	in_use	Opcode	18	17	16	15	14	13	12	11	10	9 8	7	6	5	4	3	2	1	0	Binary
924	<i> </i>	UMINV	0	0	1	1	0	1	0	1	0		Rn					Rd			0x2E31A800
92	5 //	FMAXNMV	0	0	0	1	1	0	0	1	0		Rn					Rd			0x2E30C800
926	s <i>II</i>	FMAXV	0	0	0	1	1	1	1	1	0		Rn					Rd			0x2E30F800
927	7	FMINNMV	0	0	0	1	1	0	0	1	0		Rn					Rd			0x2EB0C800
928	3 <i> </i>	FMINV	0	0	0	1	1	1	1	1	0		Rn					Rd			0x2EB0F800
929) // Ac	IvSIMD copy	mm!	5		0		im	m4		1		Rn					Rd			
930) //	DUP	-	-	-	0	0	0	0	0	1		Rn					Rd			0x0E000400
93	ı <i>II</i>	DUP	-	-	-	0	0	0	0	1	1		Rn					Rd			0x0E000C00
932	2	SMOV	-	-	-	0	0	1	0	1	1		Rn					Rd			0x0E002C00
933	3 //	UMOV	-	-	-	0	0	1	1	1	1		Rn					Rd			0x0E003C00
934	<i> </i>	INS	-	-	-	0	0	0	1	1	1		Rn					Rd			0x4E001C00
93	5 //	SMOV	-	-	-	0	0	1	0	1	1		Rn					Rd			0x4E002C00
936	s <i>II</i>	UMOV	-	-	-	0	0	1	1	1	1		Rn					Rd			0x4E003C00
937	7 <i> </i>	INS	-	-	-	0	-	-	-	-	1		Rn					Rd			0x6E000400
938	3 // Ac	IvSIMD vector x indexed element	Rı	m			орс	ode		Н	0		Rn					Rd			
939) //	SMLAL	Rr	n		0	0	1	0	Н	0		Rn					Rd			0x0F002000
940) //	SMLAL2	Rr	n		0	0	1	0	Н	0		Rn					Rd			0x0F002000
94	ı <i>II</i>	SQDMLAL	Rr	n		0	0	1	1	Н	0		Rn					Rd			0x0F003000
942	2	SQDMLAL2	Rr	n		0	0	1	1	Н	0		Rn					Rd			0x0F003000
943	3 //	SMLSL	Rr	n		0	1	1	0	Н	0		Rn					Rd			0x0F006000
944	<i> </i>	SMLSL2	Rr	n		0	1	1	0	Н	0		Rn					Rd			0x0F006000
94	5 //	SQDMLSL	Rr	n		0	1	1	1	Н	0		Rn					Rd			0x0F007000
946	s <i>II</i>	SQDMLSL2	Rr	n		0	1	1	1	Н	0		Rn					Rd			0x0F007000
947	7 <i> </i>	MUL	Rr	n		1	0	0	0	Н	0		Rn					Rd			0x0F008000
948	3 //	SMULL	Rr	n		1	0	1	0	Н	0		Rn					Rd			0x0F00A000
949) //	SMULL2	Rr	n		1	0	1	0	Н	0		Rn					Rd			0x0F00A000
950) //	SQDMULL	Rr	n		1	0	1	1	Н	0		Rn					Rd			0x0F00B000
95		SQDMULL2	Rr	n		1	0	1	1	Н	0		Rn					Rd			0x0F00B000
952	2	SQDMULH	Rr	n		1	1	0	0	Н	0		Rn					Rd			0x0F00C000
953	3 <i>11</i>	SQRDMULH	Rr	n		1	1	0	1	Н	0		Rn					Rd			0x0F00D000
954	ı //	FMLA	Rr	n		0	0	0	1	Н	0		Rn					Rd			0x0F801000
95	5 //	FMLS	Rr	n		0	1	0	1	Н	0		Rn					Rd			0x0F805000
956	s //	FMUL	Rr	n		1	0	0	1	Н	0		Rn					Rd			0x0F809000
95	7	MLA	Rr	n		0	0	0	0	Н	0		Rn					Rd			0x2F000000

1		in_use	Opcode	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0)	Binary
95	58	II	UMLAL	R	m		0	0	1	0	Н	0			Rn					Rd				0x2F002000
95	59	<i>II</i>	UMLAL2	R	m		0	0	1	0	Н	0			Rn					Rd				0x2F002000
96	30	<i>II</i>	MLS	R	m		0	1	0	0	Н	0			Rn					Rd				0x2F004000
96	31	<i>II</i>	UMLSL	R	m		0	1	1	0	Н	0			Rn					Rd				0x2F006000
96	62	<i>II</i>	UMLSL2	R	m		0	1	1	0	Н	0			Rn					Rd				0x2F006000
96	33	<i>II</i>	UMULL	R	m		1	0	1	0	Н	0			Rn					Rd				0x2F00A000
96	64	<i>II</i>	UMULL2	R	m		1	0	1	0	Н	0			Rn					Rd				0x2F00A000
96	35	<i>II</i>	FMULX	R	m		1	0	0	1	Н	0			Rn					Rd				0x2F809000
	66		vSIMD modified immediate	а	b	С		cmo	ode		ο2	1	d	е	f	g	h			Rd				
	37		MOVI	а	b	С	0	Χ	Х	0	0	1	d	е	f	g	h			Rd				0x0F000400
	38		ORR	а	b	С	0	Χ	Х	1	0	1	d	е	f	g	h			Rd				0x0F001400
96	69	II .	MOVI	а	b	С	1	0	Χ	0	0	1	d	е	f	g	h			Rd				0x0F008400
	70		ORR	а	b	С	1	0	Χ	1	0	1	d	е	f	g	h			Rd				0x0F009400
97	71	II .	MOVI	а	b	С	1	1	0	Х	0	1	d	е	f	g	h			Rd				0x0F00C400
97	72	II .	MOVI	а	b	С	1	1	1	0	0	1	d	е	f	g	h			Rd				0x0F00E400
97	73	<i>II</i>	FMOV	а	b	С	1	1	1	1	0	1	d	е	f	g	h			Rd				0x0F00F400
97	74	<i>II</i>	MVNI	а	b	С	0	Х	Х	0	0	1	d	е	f	g	h			Rd				0x2F000400
97	75	<i>II</i>	BIC	а	b	С	0	Х	Х	1	0	1	d	е	f	g	h			Rd				0x2F001400
97	76	<i>II</i>	MVNI	а	b	С	1	0	Х	0	0	1	d	е	f	g	h			Rd				0x2F008400
97	77	<i>II</i>	BIC	а	b	С	1	0	Х	1	0	1	d	е	f	g	h			Rd				0x2F009400
97	78	<i>II</i>	MVNI	а	b	С	1	1	0	Х	0	1	d	е	f	g	h			Rd				0x2F00C400
97	79	<i>II</i>	MOVI	а	b	С	1	1	1	0	0	1	d	е	f	g	h			Rd				0x2F00E400
98	30	II .	MOVI	а	b	С	1	1	1	0	0	1	d	е	f	g	h			Rd				0x6F00E400
98	31	II .	FMOV	а	b	С	1	1	1	1	0	1	d	е	f	g	h			Rd				0x6F00F400
98	32	// Ad	vSIMD shift by immediate	İI	mmk)		op	coc	le		1			Rn					Rd				
98	33	II .	SSHR	i	mmb)	0	0	0	0	0	1			Rn					Rd				0x0F000400
98	34	II .	SSRA	i	mmb)	0	0	0	1	0	1			Rn					Rd				0x0F001400
98	35	<i>II</i>	SRSHR	i	mmk)	0	0	1	0	0	1			Rn					Rd				0x0F002400
98	36	<i>II</i>	SRSRA	i	mmb)	0	0	1	1	0	1			Rn					Rd				0x0F003400
98	37	<i>II</i>	SHL	i	mmb)	0	1	0	1	0	1			Rn					Rd				0x0F005400
98	38	<i>II</i>	SQSHL	i	mmk)	0	1	1	1	0	1			Rn					Rd				0x0F007400
98	39	<i>II</i>	SHRN	i	mmk)	1	0	0	0	0	1			Rn					Rd				0x0F008400
99	90	<i>II</i>	SHRN2	i	mmk)	1	0	0	0	0	1			Rn					Rd				0x0F008400
99	91	<i>II</i>	RSHRN	i	mmb)	1	0	0	0	1	1			Rn					Rd				0x0F008C00

1	in_use	Opcode	18 17 16	15	14	13	12	11	10	9 8	7	6	5	4	3	2	1	0	Binary
992	<i>II</i>	RSHRN2	immb	1	0	0	0	1	1		Rn					Rd			0x0F008C00
993	<i>II</i>	SQSHRN	immb	1	0	0	1	0	1		Rn					Rd			0x0F009400
994	<i>II</i>	SQSHRN2	immb	1	0	0	1	0	1		Rn					Rd			0x0F009400
995	<i>II</i>	SQRSHRN	immb	1	0	0	1	1	1		Rn					Rd			0x0F009C00
996	<i>II</i>	SQRSHRN2	immb	1	0	0	1	1	1		Rn					Rd			0x0F009C00
997	<i>II</i>	SSHLL	immb	1	0	1	0	0	1		Rn					Rd			0x0F00A400
998	<i>II</i>	SSHLL2	immb	1	0	1	0	0	1		Rn					Rd			0x0F00A400
999	<i>II</i>	SCVTF	immb	1	1	1	0	0	1		Rn					Rd			0x0F00E400
100	: //	FCVTZS	immb	1	1	1	1	1	1		Rn					Rd			0x0F00FC00
100	1//	USHR	immb	0	0	0	0	0	1		Rn					Rd			0x2F000400
100	: //	USRA	immb	0	0	0	1	0	1		Rn					Rd			0x2F001400
100	<i>II</i>	URSHR	immb	0	0	1	0	0	1		Rn					Rd			0x2F002400
1004	<i>: </i>	URSRA	immb	0	0	1	1	0	1		Rn					Rd			0x2F003400
100	<i>II</i>	SRI	immb	0	1	0	0	0	1		Rn					Rd			0x2F004400
100	: //	SLI	immb	0	1	0	1	0	1		Rn					Rd			0x2F005400
100	<i>i </i>	SQSHLU	immb	0	1	1	0	0	1		Rn					Rd			0x2F006400
1008	<i>II</i>	UQSHL	immb	0	1	1	1	0	1		Rn					Rd			0x2F007400
1009	<i>II</i>	SQSHRUN	immb	1	0	0	0	0	1		Rn					Rd			0x2F008400
1010	: //	SQSHRUN2	immb	1	0	0	0	0	1		Rn					Rd			0x2F008400
101	1//	SQRSHRUN	immb	1	0	0	0	1	1		Rn					Rd			0x2F008C00
1012	: //	SQRSHRUN2	immb	1	0	0	0	1	1		Rn					Rd			0x2F008C00
1013	<i>II</i>	UQSHRN	immb	1	0	0	1	0	1		Rn					Rd			0x2F009400
101	<i>: </i>	UQRSHRN	immb	1	0	0	1	1	1		Rn					Rd			0x2F009C00
101		UQRSHRN2	immb	1	0	0	1	1	1		Rn					Rd			0x2F009C00
1010	: //	USHLL	immb	1	0	1	0	0	1		Rn					Rd			0x2F00A400
101	<i>i </i>	USHLL2	immb	1	0	1	0	0	1		Rn					Rd			0x2F00A400
1018	11	UCVTF	immb	1	1	1	0	0	1		Rn					Rd			0x2F00E400
1019	<i>II</i>	FCVTZU	immb	1	1	1	1	1	1		Rn					Rd			0x2F00FC00
1020	// Ad	IVSIMD TBL/TBX	Rm	0	I	en	ор	0	0		Rn					Rd			
102	1//	TBL	Rm	0	0	0	0	0	0		Rn					Rd			0x0E000000
102	: //	TBX	Rm	0	0	0	1	0	0		Rn					Rd			0x0E001000
102	: //	TBL	Rm	0	0	1	0	0	0		Rn					Rd			0x0E002000
102	<i>: </i>	TBX	Rm	0	0	1	1	0	0		Rn					Rd			0x0E003000
102	: //	TBL	Rm	0	1	0	0	0	0		Rn					Rd			0x0E004000

1 in	_use Opcode	18	17	16	15	14	13	12	11	10	9 8	7	6	5	4	3	2	1	0	Binary
102€ //	TBX	Rm			0	1	0	1	0	0		Rn					Rd			0x0E005000
1027 //	TBL	Rm			0	1	1	0	0	0		Rn					Rd			0x0E006000
1028 //	TBX	Rm			0	1	1	1	0	0		Rn					Rd			0x0E007000
1029 //	AdvSIMD ZIP/UZP/TRN	Rm			0	0	рсо	de	1	0		Rn					Rd			
103(//	UZP1	Rm			0	0	0	1	1	0		Rn					Rd			0x0E001800
1031	TRN1	Rm			0	0	1	0	1	0		Rn					Rd			0x0E002800
1032 //	ZIP1	Rm			0	0	1	1	1	0		Rn					Rd			0x0E003800
1033 //	UZP2	Rm			0	1	0	1	1	0		Rn					Rd			0x0E005800
1034 //	TRN2	Rm			0	1	1	0	1	0		Rn					Rd			0x0E006800
1035 //	ZIP2	Rm			0	1	1	1	1	0		Rn					Rd			0x0E007800
1036 //	AdvSIMD EXT	Rm			0		im	m4		0		Rn					Rd			
1037 //	EXT	Rm			0		im	m4		0		Rn					Rd			0x2E000000
1038 //	Loads and stores																			
1039 //	AdvSIMD load/store multiple structures	0	0	0		opc	ode	!	si	ze		Rn					Rt			
104(//	ST4	0	0	0	0	0	0	0	si	ze		Rn					Rt			0x0C000000
1041 //	ST1	0	0	0	0	0	1	0	si	ze		Rn					Rt			0x0C002000
1042 //	ST3	0	0	0	0	1	0	0	si	ze		Rn					Rt			0x0C004000
1043 //	ST1	0	0	0	0	1	1	0	si	ze		Rn					Rt			0x0C006000
1044 //	ST1	0	0	0	0	1	1	1	si	ze		Rn					Rt			0x0C007000
1045 //	ST2	0	0	0	1	0	0	0	si	ze		Rn					Rt			0x0C008000
104€ //	ST1	0	0	0	1	0	1	0	si	ze		Rn					Rt			0x0C00A000
1047 //	LD4	0	0	0	0	0	0	0	siz	ze		Rn					Rt			0x0C400000
1048 //	LD1	0	0	0	0	0	1	0	siz	ze		Rn					Rt			0x0C402000
1049 //	LD3	0	0	0	0	1	0	0	si	ze		Rn					Rt			0x0C404000
105(//	LD1	0	0	0	0	1	1	0	siz	ze		Rn					Rt			0x0C406000
1051 //	LD1	0	0	0	0	1	1	1	si	ze		Rn					Rt			0x0C407000
1052 //	LD2	0	0	0	1	0	0	0	si	ze		Rn					Rt			0x0C408000
1053 //	LD1	0	0	0	1	0	1	0	si	ze		Rn					Rt			0x0C40A000
1054 //	AdvSIMD load/store multiple structures ((pcRm				opc	ode	!	si	ze		Rn					Rt			
1055 //	ST4	Rm			0	0	0	0	si	ze		Rn					Rt			0x0C800000
1056 //	ST1	Rm			0	0	1	0	siz	ze		Rn					Rt			0x0C802000
1057 //	ST3	Rm			0	1	0	0	siz	ze		Rn					Rt			0x0C804000
1058 //	ST1	Rm			0	1	1	0	siz	ze		Rn					Rt			0x0C806000
1059 //	ST1	Rm			0	1	1	1	si	ze		Rn					Rt			0x0C807000

1 in_ ւ	use	Opcode	18	17	16	15	14	13	12	11 10	9	8 7	6	5	4	3	2	1	0	Binary
106(//		ST2	Rm			1	0	0	0	size		R	n				Rt			0x0C808000
1061 //		ST1	Rm			1	0	1	0	size		R	n				Rt			0x0C80A000
1062 //		ST4	1	1	1	0	0	0	0	size		R	n				Rt			0x0C9F0000
1063 //		ST1	1	1	1	0	0	1	0	size		R	n				Rt			0x0C9F2000
106∠ //		ST3	1	1	1	0	1	0	0	size		R	n				Rt			0x0C9F4000
1065 //		ST1	1	1	1	0	1	1	0	size		R	n				Rt			0x0C9F6000
106€ //		ST1	1	1	1	0	1	1	1	size		R	n				Rt			0x0C9F7000
1067 //		ST2	1	1	1	1	0	0	0	size		R	n				Rt			0x0C9F8000
1068 //		ST1	1	1	1	1	0	1	0	size		R					Rt			0x0C9FA000
1069 //		LD4	Rm			0	0	0	0	size		R					Rt			0x0CC00000
107(//		LD1	Rm			0	0	1	0	size		R					Rt			0x0CC02000
1071 //		LD3	Rm			0	1	0	0	size		R					Rt			0x0CC04000
1072 //		LD1	Rm			0	1	1	0	size		R					Rt			0x0CC06000
1073 //		LD1	Rm			0	1	1	1	size		R					Rt			0x0CC07000
1074 //		LD2	Rm			1	0	0	0	size		R					Rt			0x0CC08000
1075 //		LD1	Rm			1	0	1	0	size		R					Rt			0x0CC0A000
1076 //		LD4	1	1	1	0	0	0	0	size		R					Rt			0x0CDF0000
1077 //		LD1	1	1	1	0	0	1	0	size		R					Rt			0x0CDF2000
1078 //		LD3	1	1	1	0	1	0	0	size		R					Rt			0x0CDF4000
107§ //		LD1	1	1	1	0	1	1	0	size		R					Rt			0x0CDF6000
108(//		LD1	1	1	1	0	1	1	1	size		R					Rt			0x0CDF7000
1081 //		LD2	1	1	1	1	0	0	0	size		R					Rt			0x0CDF8000
1082 //		LD1	1	1	1	1	0	1	0	size		R					Rt			0x0CDFA000
1083 //	Ad	vSIMD load/store single structure	0	0	0	op	осо	de	S	size		R					Rt			
1084 //		ST1	0	0	0	0	0	0	-			R					Rt			0x0D000000
1085 //		ST3	0	0	0	0	0	1	-			R					Rt			0x0D002000
1086 //		ST1	0	0	0	0	1	0	-	x 0		R					Rt			0x0D004000
1087 //		ST3	0	0	0	0	1	1	-	x 0		R					Rt			0x0D006000
1088 //		ST1	0	0	0	1	0	0	-	0 0		R					Rt			0x0D008000
1089 //		ST1	0	0	0	1	0	0	0	0 1		R					Rt			0x0D008400
109(//		ST3	0	0	0	1	0	1	-	0 0		R					Rt			0x0D00A000
1091 //		ST3	0	0	0	1	0	1	0	0 1		R					Rt			0x0D00A400
1092 //		ST2	0	0	0	0	0	0	-			R					Rt			0x0D200000
1093 //		ST4	0	0	0	0	0	1	-			R	n				Rt			0x0D202000

1 in_use	e Opcode	18	17	16	15	14	13	12	11	10	9	8 7	6	5	4	3	2	1	0	Binary
1094	ST2	0	0	0	0	1	0	-	х	0		Rn					Rt			0x0D204000
109ŧ //	ST4	0	0	0	0	1	1	-	Х	0		Rn					Rt			0x0D206000
1096 //	ST2	0	0	0	1	0	0	-	0	0		Rn					Rt			0x0D208000
1097 //	ST2	0	0	0	1	0	0	0	0	1		Rn					Rt			0x0D208400
1098 //	ST4	0	0	0	1	0	1	-	0	0		Rn					Rt			0x0D20A000
1099 //	ST4	0	0	0	1	0	1	0	0	1		Rn					Rt			0x0D20A400
110(//	LD1	0	0	0	0	0	0	-	-	-		Rn					Rt			0x0D400000
1101 //	LD3	0	0	0	0	0	1	-	-	-		Rn					Rt			0x0D402000
1102 //	LD1	0	0	0	0	1	0	-	Х	0		Rn					Rt			0x0D404000
1103 //	LD3	0	0	0	0	1	1	-	Х	0		Rn					Rt			0x0D406000
1104 //	LD1	0	0	0	1	0	0	-	0	0		Rn					Rt			0x0D408000
1105 //	LD1	0	0	0	1	0	0	0	0	1		Rn					Rt			0x0D408400
1106 //	LD3	0	0	0	1	0	1	-	0	0		Rn					Rt			0x0D40A000
1107 //	LD3	0	0	0	1	0	1	0	0	1		Rn					Rt			0x0D40A400
1108 //	LD1R	0	0	0	1	1	0	0	-	-		Rn					Rt			0x0D40C000
1109 //	LD3R	0	0	0	1	1	1	0	-	-		Rn					Rt			0x0D40E000
111(<i> </i>	LD2	0	0	0	0	0	0	-	-	-		Rn					Rt			0x0D600000
1111 <i> </i>	LD4	0	0	0	0	0	1	-	-	-		Rn					Rt			0x0D602000
1112 //	LD2	0	0	0	0	1	0	-	Х	0		Rn					Rt			0x0D604000
1118 🖊	LD4	0	0	0	0	1	1	-	Х	0		Rn					Rt			0x0D606000
1114 <i> </i>	LD2	0	0	0	1	0	0	-	0	0		Rn					Rt			0x0D608000
1115 //	LD2	0	0	0	1	0	0	0	0	1		Rn					Rt			0x0D608400
1116 //	LD4	0	0	0	1	0	1	-	0	0		Rn					Rt			0x0D60A000
1117 //	LD4	0	0	0	1	0	1	0	0	1		Rn					Rt			0x0D60A400
1118 //	LD2R	0	0	0	1	1	0	0	-	-		Rn					Rt			0x0D60C000
1119 //	LD4R	0	0	0	1	1	1	0	-	-		Rn					Rt			0x0D60E000
	AdvSIMD load/store single structure (pos	t-Rm			op	ococ	de	S	si	ize		Rn					Rt			
1121 //	ST1	Rm			0	0	0	-	-	-		Rn					Rt			0x0D800000
1122 //	ST3	Rm			0	0	1	-	-	-		Rn					Rt			0x0D802000
1123 //	ST1	Rm			0	1	0	-	Χ	0		Rn					Rt			0x0D804000
1124 //	ST3	Rm			0	1	1	-	X	0		Rn					Rt			0x0D806000
1125 //	ST1	Rm			1	0	0	-	0	0		Rn					Rt			0x0D808000
1126 //	ST1	Rm			1	0	0	0	0	1		Rn					Rt			0x0D808400
1127 //	ST3	Rm			1	0	1	-	0	0		Rn					Rt			0x0D80A000

1 in_use	Opcode	18	17	16	15	14	13	12	11	10	9 8	7	6	5	4	3	2	1	0	Binary
1128 //	ST3	Rm			1	0	1	0	0	1		Rr	1				Rt			0x0D80A400
1129 //	ST1	1	1	1	0	0	0	-	-	-		Rr	1				Rt			0x0D9F0000
113(<i>II</i>	ST3	1	1	1	0	0	1	-	-	-		Rr	1				Rt			0x0D9F2000
1131 <i> </i>	ST1	1	1	1	0	1	0	-	Х	0		Rr	1				Rt			0x0D9F4000
1132	ST3	1	1	1	0	1	1	-	Х	0		Rr	1				Rt			0x0D9F6000
1138 <i> </i>	ST1	1	1	1	1	0	0	-	0	0		Rr	1				Rt			0x0D9F8000
1134 <i> </i>	ST1	1	1	1	1	0	0	0	0	1		Rr	1				Rt			0x0D9F8400
1135 //	ST3	1	1	1	1	0	1	-	0	0		Rr	1				Rt			0x0D9FA000
1136 //	ST3	1	1	1	1	0	1	0	0	1		Rr	1				Rt			0x0D9FA400
1137 //	ST2	Rm			0	0	0	-	-	-		Rr	1				Rt			0x0DA00000
1138 //	ST4	Rm			0	0	1	-	-	-		Rr	1				Rt			0x0DA02000
1139 //	ST2	Rm			0	1	0	-	Х	0		Rr	1				Rt			0x0DA04000
114(//	ST4	Rm			0	1	1	-	Х	0		Rr	1				Rt			0x0DA06000
1141 <i> </i>	ST2	Rm			1	0	0	-	0	0		Rr	1				Rt			0x0DA08000
1142 <i> </i>	ST2	Rm			1	0	0	0	0	1		Rr	1				Rt			0x0DA08400
1143 <i> </i>	ST4	Rm			1	0	1	-	0	0		Rr	1				Rt			0x0DA0A000
1144	ST4	Rm			1	0	1	0	0	1		Rr	1				Rt			0x0DA0A400
1145 //	ST2	1	1	1	0	0	0	-	-	-		Rr	1				Rt			0x0DBF0000
1146 //	ST4	1	1	1	0	0	1	-	-	-		Rr	1				Rt			0x0DBF2000
1147 //	ST2	1	1	1	0	1	0	-	Х	0		Rr	1				Rt			0x0DBF4000
1148 //	ST4	1	1	1	0	1	1	-	Х	0		Rr	1				Rt			0x0DBF6000
1149 //	ST2	1	1	1	1	0	0	-	0	0		Rr	1				Rt			0x0DBF8000
115(//	ST2	1	1	1	1	0	0	0	0	1		Rr	1				Rt			0x0DBF8400
1151 //	ST4	1	1	1	1	0	1	-	0	0		Rr	1				Rt			0x0DBFA000
1152 //	ST4	1	1	1	1	0	1	0	0	1		Rr	1				Rt			0x0DBFA400
1153 //	LD1	Rm			0	0	0	-	-	-		Rr	1				Rt			0x0DC00000
1154 //	LD3	Rm			0	0	1	-	-	-		Rr	1				Rt			0x0DC02000
1155 //	LD1	Rm			0	1	0	-	Х	0		Rr	1				Rt			0x0DC04000
1156 //	LD3	Rm			0	1	1	-	Х	0		Rr	1				Rt			0x0DC06000
1157 //	LD1	Rm			1	0	0	-	0	0		Rr	1				Rt			0x0DC08000
1158 //	LD1	Rm			1	0	0	0	0	1		Rr	1				Rt			0x0DC08400
1159 //	LD3	Rm			1	0	1	-	0	0		Rr	ı				Rt			0x0DC0A000
116(//	LD3	Rm			1	0	1	0	0	1		Rr	1				Rt			0x0DC0A400
1161 //	LD1R	Rm			1	1	0	0	-	-		Rr	ı				Rt			0x0DC0C000

1165 I LD1 1 1 1 1 0 0 0 0 Rn Rt 0x 1164 I LD3 1 1 1 1 0 0 1 Rn Rt 0x 1165 I LD1 1 1 1 1 0 1 0 - x 0 Rn Rt 0x 1166 I LD3 1 1 1 1 0 1 1 - x 0 Rn Rt 0x 1167 I LD1 1 1 1 1 0 0 0 - 0 0 Rn Rt Rt 0x 1168 I LD1 1 1 1 1 0 0 0 0 Rn Rt Rt 0x 1165 I LD3 1 1 1 1 0 1 0 1 - 0 0 Rn Rt Rt 0x 117(I LD3 1 1 1 1 0 1 0 1 0 0 1 Rn Rt 0x	nary
1164 I LD3 1 1 1 1 0 0 1 Rn Rt 0x 1166 I LD1 1 1 1 1 0 1 0 - x 0 Rn Rt 0x 1166 I LD3 1 1 1 1 0 1 - x 0 Rn Rt 0x 1167 I LD1 1 1 1 1 0 0 0 - 0 0 Rn Rt 0x 1168 I LD1 1 1 1 1 0 0 0 0 0 0 1 Rn Rt 0x 1168 I LD3 1 1 1 1 0 1 0 1 - 0 0 Rn Rt Rt 0x 117 I LD3 1 1 1 1 0 1 0 1 Rn Rt 0x	DC0E000
116t I LD1 1 1 1 0 1 0 - x 0 Rn Rt 0x 116t I LD3 1 1 1 0 1 1 - x 0 Rn Rt 0x 116t I LD1 1 1 1 1 0 0 - 0 0 Rn Rt 0x 116t I LD1 1 1 1 1 0 0 0 0 0 1 Rn Rt 0x 116t I LD3 1 1 1 1 0 1 0 1 - 0 0 Rn Rt Rt 0x 117t I LD3 1 1 1 1 0 1 0 1 0 0 1 Rn Rt 0x	DDF0000
1166 II LD3 1 1 1 0 1 1 - x 0 Rn Rt 0x 1167 II LD1 1 1 1 1 0 0 - 0 0 Rn Rt 0x 1168 II LD1 1 1 1 1 0 0 0 0 0 1 Rn Rt 0x 1168 II LD3 1 1 1 1 0 1 - 0 0 Rn Rt 0x 117 II LD3 1 1 1 1 0 1 0 1 Rn Rt 0x 117 II LD3 1 1 1 1 0 1 0 1 Rn Rt 0x	DDF2000
1167 I LD1 1 1 1 1 1 0 0 - 0 0 Rn Rt 0x 1168 I LD1 1 1 1 1 0 0 0 0 0 1 Rn Rt 0x 1168 I LD3 1 1 1 1 0 1 - 0 0 Rn Rt 0x 117(I LD3 1 1 1 1 0 1 0 1 Rn Rt 0x 117(I Rt Rt 0x 117(I Rt Rt 0x	DDF4000
1168 II LD1 1 1 1 1 0 0 0 0 1 Rn Rt 0x 1168 II LD3 1 1 1 1 0 1 - 0 0 Rn Rt 0x 117(II LD3 1 1 1 1 0 1 0 1 0 0 1 Rn Rt 0x	DDF6000
1165 LD3	DDF8000
117(// LD3	DDF8400
	DDFA000
1171 // LD1R 1 1 1 1 1 0 0 Rn Rt 0x	DDFA400
	DDFC000
1172 LD3R	DDFE000
117: // LD2 Rm 0 0 0 Rn Rt 0x	DE00000
1174	DE02000
117₹ // LD2 Rm 0 1 0 - x 0 Rn Rt 0x	DE04000
117€ // LD4 Rm 0 1 1 - x 0 Rn Rt 0x	DE06000
1177 // LD2 Rm 1 0 0 - 0 0 Rn Rt 0x	DE08000
1178 LD2	DE08400
1175 // LD4 Rm 1 0 1 - 0 0 Rn Rt 0x	DE0A000
118(// LD4 Rm 1 0 1 0 0 1 Rn Rt 0x	DE0A400
1181 // LD2R Rm 1 1 0 0 Rn Rt 0x	DE0C000
	DE0E000
1100.	DFF0000
110111	DFF2000
1100.00	DFF4000
1186 // LD4 1 1 1 0 1 1 - x 0 Rn Rt 0x	DFF6000
1187 // LD2 1 1 1 1 0 0 - 0 0 Rn Rt 0x	DFF8000
1188 // LD2 1 1 1 1 0 0 0 0 1 Rn Rt 0x	DFF8400
1185 // LD4 1 1 1 1 0 1 - 0 0 Rn Rt 0x	DFFA000
	DFFA400
110111	DFFC000
1192 // LD4R 1 1 1 1 1 1 0 Rn Rt 0x	

1	_	Opcode	NAM	ΙE
2	UN	ALLOCATED		
3	_	BAD	bad,	
4		nch,exception generation and syst		
5	C	Compare _ Branch (immediate)	-l V	۸,
6		CBZ CBNZ	cbz_V cbnz_	
7 8		CBZ	cbrz_X	_
9		CBNZ	cbnz_	
10	Т	est bit & branch (immediate)	05112_	_, ,,
11		TBZ	tbz,	
12		TBNZ	tbnz,	
13	C	Conditional branch (immediate)		
14		B_cond	b_con	ıd,
15		exception generation		
16	//	SVC	SVC,	
17	//	HVC	hvc,	
18	//	SMC	smc,	
19		BRK	brk,	
20	//	HLT	hlt,	
21	//	DCPS1	dcps1	
22	//	DCPS2	dcps2	<u>,</u>
23	//	DCPS3	dcps3	١,
24		System		
25	//	MSR	msr_ii	mm,
26	//	HINT	hint,	
27	//	CLREX	clrex,	
28	//	DSB	dsb,	
29	//	DMB	dmb,	
30	//	ISB	isb,	
31	//	SYS	sys,	
32	//	MSR	msr,	
33	//	SYSL	sysl,	
34	//	MRS	mrs,	
35	ι	Inconditional branch (register)		
36		BR	br,	
37		BLR	blr,	

1	in_use	Opcode	NAME
38	_	RET	ret,
39	//	ERET	eret,
40	//	DRPS	drps,
41	// Ur	nconditional branch (immediate)	•
42	//	В	b,
43	//	BL	bl,
44		ds and stores	~-,
45		pad/store exclusive	
46		STXRB	stxrb,
47		STLXRB	stlxrb,
48		LDXRB	ldxrb,
49		LDAXRB	ldaxrb,
50		STLRB	stlrb,
51		LDARB	ldarb,
52		STXRH	stxrh,
53		STLXRH	stlxrh,
54		LDXRH	ldxrh,
55		LDAXRH	ldaxrh,
56		STLRH	stlrh,
57		LDARH	ldarh,
58		STXR	stxr_W,
59		STLXR	stlxr_W,
60		STXP	stxp_W,
61		STLXP	stlxp_W,
62		LDXR	ldxr_W,
63		LDAXR	ldaxr_W,
64		LDXP	ldxp_W,
65		LDAXP	ldaxp_W,
66		STLR	stlr_W,
67		LDAR	ldar_W,
68		STXR	stxr_X,
69		STLXR	stlxr_X,
70		STXP	stxp_X,
71		STLXP	stlxp_X,
72		LDXR	ldxr_X,
73		LDAXR	ldaxr_X,
74		LDXP	ldxp_X,

1	in_use Opcode	NAME
75	LDAXP	Idaxp_X,
76	STLR	stlr_X,
77	LDAR	ldar_X,
78	Load register (literal)	
79	LDR	ldr_W,
80	LDR	ldr_S,
81	LDR	Idr_X,
82	LDR	ldr_D,
83	LDRSW	Idrsw,
84	LDR	ldr_Q,
85	PRFM	prfm,
86	Load/store no-allocate pair (offset)	
87	STNP	stnp_W,
88	LDNP	Idnp_W,
89	STNP	stnp_S,
90	LDNP	ldnp_S,
91	STNP	stnp_D,
92	LDNP	ldnp_D,
93	STNP	stnp_X,
94	LDNP	ldnp_X,
95	STNP	stnp_Q,
96	LDNP	Idnp_Q,
97	Load/store register pair (post-indexed)	
98	STP	stp_post_W,
99	LDP	Idp_post_W,
100		stp_post_S,
101		Idp_post_S,
102		Idpsw_post,
103		stp_post_D,
104		ldp_post_D,
105		stp_post_X,
106		Idp_post_X,
107		stp_post_Q,
108		ldp_post_Q,
109	Load/store register pair (offset)	

1	in_use	Opcode	NAME
110		STP	stp_off_W,
111		LDP	Idp_off_W,
112		STP	stp_off_S,
113		LDP	ldp_off_S,
114		LDPSW	ldpsw_off,
115		STP	stp_off_D,
116		LDP	ldp_off_D,
117		STP	stp_off_X,
118		LDP	Idp_off_X,
119		STP	stp_off_Q,
120		LDP	ldp_off_Q,
121	Lo	ad/store register pair (pre-indexed)	
122		STP	stp_pre_W,
123		LDP	Idp_pre_W,
124		STP	stp_pre_S,
125		LDP	ldp_pre_S,
126		LDPSW	ldpsw_pre,
127		STP	stp_pre_D,
128		LDP	<pre>Idp_pre_D,</pre>
129		STP	stp_pre_X,
130		LDP	Idp_pre_X,
131		STP	stp_pre_Q,
132		LDP	Idp_pre_Q,
133	Lo	ad/store register (unscaled immediate)	
134		STURB	sturb,
135		LDURB	ldurb,
136		LDURSB	Idursb_X,
137		LDURSB	Idursb_W,
138		STUR	stur_B,
139		LDUR	Idur_B,
140		STUR	stur_Q,
141		LDUR	ldur_Q,
142		STURH	sturh,
143		LDURH	ldurh,
144		LDURSH	ldursh_X,
145		LDURSH	Idursh_W,
146		STUR	stur_H,
147		LDUR	ldur_H,

1	in_use	Opcode	NAME
148	_	STUR	stur_W,
149		LDUR	Idur_W,
150		LDURSW	Idursw,
151		STUR	stur_S,
152		LDUR	ldur_S,
153		STUR	stur_X,
154		LDUR	ldur_X,
155		PRFUM	prfum,
156		STUR	stur_D,
157		LDUR	Idur_D,
158	Lo	ad/store register (immediate post-indexe	
159		STRB	strb_post,
160		LDRB	ldrb_post,
161		LDRSB	Idrsb_post_X,
162		LDRSB	Idrsb_post_W,
163		STR	str_post_B,
164		LDR	ldr_post_B,
165		STR	str_post_Q,
166		LDR	ldr_post_Q,
167		STRH	strh_post,
168		LDRH	ldrh_post,
169		LDRSH	ldrsh_post_X,
170		LDRSH	ldrsh_post_W,
171		STR	str_post_H,
172		LDR STR	Idr_post_H,
173		LDR	str_post_W,
174 175		LDRSW	ldr_post_W, ldrsw_post,
176		STR	str_post_S,
177		LDR	Idr_post_S,
178		STR	str_post_X,
179		LDR	ldr_post_X,
180		STR	str_post_D,
181		LDR	ldr_post_D,
182	Lo	ad/store register (unprivileged)	,
183		STTRB	sttrb,
184		LDTRB	ldtrb,
185		LDTRSB	ldtrsb_X,

1	in_use	Opcode	NAME
186	_	LDTRSB	ldtrsb_W,
187		STTRH	sttrh,
188		LDTRH	ldtrh,
189		LDTRSH	ldtrsh_X,
190		LDTRSH	ldtrsh_W,
191		STTR	sttr_W,
192		LDTR	ldtr_W,
193		LDTRSW	ldtrsw,
194		STTR	sttr_X,
195		LDTR	ldtr_X,
196	Lo	ad/store register (immediate pre-indexed	
197		STRB	strb_pre,
198		LDRB	ldrb_pre,
199		LDRSB	ldrsb_pre_X,
200		LDRSB	Idrsb_pre_W,
201		STR	str_pre_B,
202		LDR	ldr_pre_B,
203		STR	str_pre_Q,
204		LDR	ldr_pre_Q,
205		STRH	strh_pre,
206		LDRH	ldrh_pre,
207		LDRSH	ldrsh_pre_X,
208		LDRSH	Idrsh_pre_W,
209		STR	str_pre_H,
210		LDR	ldr_pre_H,
211		STR	str_pre_W,
212		LDR	ldr_pre_W,
213		LDRSW	ldrsw_pre,
214		STR	str_pre_S,
215		LDR	ldr_pre_S,
216		STR	str_pre_X,
217		LDR	ldr_pre_X,
218		STR	str_pre_D,
219	_	LDR	ldr_pre_D,
220	Lo	pad/store register (register offset)	
221		STRB	strb_off,
222		LDRB	ldrb_off,
223		LDRSB	ldrsb_off_X,

1 in_use	Opcode	NAME
224	LDRSB	Idrsb_off_W,
225	STR	str_off_B,
226	LDR	Idr_off_B,
227	STR	str_off_Q,
228	LDR	ldr_off_Q,
229	STRH	strh_off,
230	LDRH	ldrh_off,
231	LDRSH	Idrsh_off_X,
232	LDRSH	Idrsh_off_W,
233	STR	str_off_H,
234	LDR	Idr_off_H,
235	STR	str_off_W,
236	LDR	Idr_off_W,
237	LDRSW	ldrsw_off,
238	STR	str_off_S,
239	LDR	ldr_off_S,
240	STR	str_off_D,
241	LDR	ldr_off_D,
243	STR	str_off_D,
244	LDR	ldr_off_D,
242	PRFM	prfm_off,
245 L o	pad/store register (unsigned immediate)	
246	STRB	strb_imm,
247	LDRB	ldrb_imm,
248	LDRSB	Idrsb_imm_X,
249	LDRSB	Idrsb_imm_W,
250	STR	str_imm_B,
251	LDR	Idr_imm_B,
252	STR	str_imm_Q,
253	LDR	Idr_imm_Q,
254	STRH	strh_imm,
255	LDRH	ldrh_imm,
256	LDRSH	Idrsh_imm_X,
257	LDRSH	Idrsh_imm_W,
258	STR	str_imm_H,
259	LDR	Idr_imm_H,
260	STR	str_imm_W,
261	LDR	Idr_imm_W,

1 in_use Opcode	NAME
262 LDRSW	ldrsw_imm,
263 STR	str_imm_S,
264 LDR	ldr_imm_S,
265 STR	str_imm_X,
266 LDR	ldr_imm_X,
268 STR	str_imm_D,
269 LDR	ldr_imm_D,
267 PRFM	prfm_imm,
Data processing – Immediate	
271 PC-rel. addressing	
272 ADR	adr,
273 ADRP	adrp,
274 Add/subtract (immediate)	
275 ADD	add_imm_W,
276 ADDS	adds_imm_W,
277 SUB	sub_imm_W,
278 SUBS	subs_imm_W,
279 ADD	add_imm_X,
280 ADDS	adds_imm_X,
281 SUB	sub_imm_X,
282 SUBS	subs_imm_X,
283 Logical (immediate)	
284 AND	and_imm_W,
285 ORR	orr_imm_W,
286 EOR	eor_imm_W,
287 ANDS	ands_imm_W,
288 AND	and_imm_X,
289 ORR	orr_imm_X,
290 EOR	eor_imm_X,
291 ANDS	ands_imm_X,
292 Move wide (immediate)	
293 MOVN	movn_W,
294 MOVZ	movz_W,
295 MOVK	movk_W,
296 MOVN	movn_X,
297 MOVZ	movz_X,
298 MOVK	movk_X,
299 Bitfield	

1	in_use	Opcode	NAME
300		SBFM	sbfm_W,
301		BFM	bfm_W,
302		UBFM	ubfm_W,
303		SBFM	sbfm_X,
304		BFM	bfm_X,
305		UBFM	ubfm_X,
306	Ex	tract	
307		EXTR	extr_W,
308		EXTR	extr_X,
309	Data	Processing – register	
310	Lo	gical (shifted register)	
311		AND	and_W,
312		BIC	bic_W,
313		ORR	orr_W,
314		ORN	orn_W,
315		EOR	eor_W,
316		EON	eon_W,
317		ANDS	ands_W,
318		BICS	bics_W,
319		AND	and_X,
320		BIC	bic_X,
321		ORR	orr_X,
322		ORN	orn_X,
323		EOR	eor_X,
324		EON	eon_X,
325		ANDS	ands_X,
326	_	BICS	bics_X,
327	Ac	ld/subtract (shifted register)	
328		ADD	add_W,
329		ADDS	adds_W,
330		SUB	sub_W,
331		SUBS	subs_W,
332		ADDS	add_X,
333		ADDS	adds_X,
334		SUB SUBS	sub_X,
335	٨٨	SUBS Id/subtract (extended register)	subs_X,
336	AC	ADD	add ext W
337		ADD	add_ext_W,

1	in_use	Opcode	NAME
338		ADDS	adds_ext_W,
339		SUB	sub_ext_W,
340		SUBS	subs_ext_W,
341		ADD	add_ext_X,
342		ADDS	adds_ext_X,
343		SUB	sub_ext_X,
344		SUBS	subs_ext_X,
345	Ac	d/subtract (with carry)	
346		ADC	adc_W,
347		ADCS	adcs_W,
348		SBC	sbc_W,
349		SBCS	sbcs_W,
350		ADC	adc_X,
351		ADCS	adcs_X,
352		SBC	sbc_X,
353		SBCS	sbcs_X,
354		nditional compare (register)	
355		CCMN	ccmn_W,
356		CCMN	ccmn_X,
357		CCMP	ccmp_W,
358		CCMP	ccmp_X,
359		onditional compare (immediate)	
360		CCMN	ccmn_imm_W,
361		CCMN	ccmn_imm_X,
362		CCMP	ccmp_imm_W,
363		CCMP	ccmp_imm_X,
364		onditional select	1.344
365		CSEL	csel_W,
366		CSINC	csinc_W,
367		CSINV	csinv_W,
368		CSNEG	csneg_W,
369		CSEL	csel_X,
370		CSINC	csinc_X,
371		CSINV	csinv_X,
372		CSNEG	csneg_X,
373		ta-processing (3 source)	and M
374		MADD	madd_W,
375		MADD	madd_X,

1	in_use	Opcode	NAME
376		SMADDL	smaddl,
377		UMADDL	umaddl,
378		MSUB	msub_W,
379		MSUB	msub_X,
380		SMSUBL	smsubl,
381		UMSUBL	umsubl,
382		SMULH	smulh,
383		UMULH	umulh,
384	Da	ta-processing (2 source)	
385		CRC32X	crc32x,
386		CRC32CX	crc32cx,
387		CRC32B	crc32b,
388		CRC32CB	crc32cb,
389		CRC32H	crc32h,
390		CRC32CH	crc32ch,
391		CRC32W	crc32w,
392		CRC32CW	crc32cw,
393		UDIV	udiv_W,
394		UDIV	udiv_X,
395		SDIV	sdiv_W,
396		SDIV	sdiv_X,
397		LSLV	Islv_W,
398		LSLV	Islv_X,
399		LSRV	Isrv_W,
400		LSRV	Isrv_X,
401		ASRV	asrv_W,
402		ASRV	asrv_X,
403		RORV	rorv_W,
404		RORV	rorv_X,
405	Da	ta-processing (1 source)	
406		RBIT	rbit_W,
407		RBIT	rbit_X,
408		CLZ	clz_W,
409		CLZ	clz_X,
410		CLS	cls_W,
411		CLS	cls_X,
412		REV	rev_W,
413		REV	rev_X,

1 in	_use Opcode	NAME
414	REV16	rev16_W,
415	REV16	rev16_X,
416	REV32	rev32,
417 //	Data Processing – SIMD and floating p	
418 //	Floating-point<->fixed-point conversions	
419 //	SCVTF	ARM64Op_scvtf_scalar_fixed_point_32_bit_to_single_precision
420 //	UCVTF	ARM64Op_ucvtf_scalar_fixed_point_32_bit_to_single_precision
421 <i> </i>	FCVTZS	ARM64Op_fcvtzs_scalar_fixed_point_Single_precision_to_32_bit
422	FCVTZU	ARM64Op_fcvtzu_scalar_fixed_point_Single_precision_to_32_bit
423 //	SCVTF	ARM64Op_scvtf_scalar_fixed_point_32_bit_to_double_precision
424 //	UCVTF	ARM64Op_ucvtf_scalar_fixed_point_32_bit_to_double_precision
425 //	FCVTZS	ARM64Op_fcvtzs_scalar_fixed_point_Double_precision_to_32_bit
426 //	FCVTZU	ARM64Op_fcvtzu_scalar_fixed_point_Double_precision_to_32_bit
427 //	SCVTF	ARM64Op_scvtf_scalar_fixed_point_64_bit_to_single_precision
428 //	UCVTF	ARM64Op_ucvtf_scalar_fixed_point_64_bit_to_single_precision
429 //	FCVTZS	ARM64Op_fcvtzs_scalar_fixed_point_Single_precision_to_64_bit
430 <i> </i>	FCVTZU	ARM64Op_fcvtzu_scalar_fixed_point_Single_precision_to_64_bit
431 //	SCVTF	ARM64Op_scvtf_scalar_fixed_point_64_bit_to_double_precision
432 <i> </i>	UCVTF	ARM64Op_ucvtf_scalar_fixed_point_64_bit_to_double_precision
433 <i> </i>	FCVTZS	ARM64Op_fcvtzs_scalar_fixed_point_Double_precision_to_64_bit
434 <i> </i>	FCVTZU	ARM64Op_fcvtzu_scalar_fixed_point_Double_precision_to_64_bit
435 //	Floating-point conditional compare	
436 <i> </i>	FCCMP	ARM64Op_fccmp_Single_precision
437 //	FCCMPE	ARM64Op_fccmpe_Single_precision
438 <i> </i>	FCCMP	ARM64Op_fccmp_Double_precision
439 <i> </i>	FCCMPE	ARM64Op_fccmpe_Double_precision
440 <i> </i>	Floating-point data-processing (2 source)	
441 <i> </i>	FMUL	ARM64Op_fmul_scalar_Single_precision
442 <i>11</i>	FDIV	ARM64Op_fdiv_scalar_Single_precision
443 //	FADD	ARM64Op_fadd_scalar_Single_precision
444 <i> </i>	FSUB	ARM64Op_fsub_scalar_Single_precision
445 //	FMAX	ARM64Op_fmax_scalar_Single_precision
446 //	FMIN	ARM64Op_fmin_scalar_Single_precision
447 	FMAXNM	ARM64Op_fmaxnm_scalar_Single_precision

1 in_u	ıse	Opcode	NAME
448 <i> </i>		FMINNM	ARM64Op_fminnm_scalar_Single_precision
449 <i> </i>		FNMUL	ARM64Op_fnmul_Single_precision
450 //		FMUL	ARM64Op_fmul_scalar_Double_precision
451 //		FDIV	ARM64Op_fdiv_scalar_Double_precision
452 		FADD	ARM64Op_fadd_scalar_Double_precision
453 <i> </i>		FSUB	ARM64Op_fsub_scalar_Double_precision
454 		FMAX	ARM64Op_fmax_scalar_Double_precision
455 //		FMIN	ARM64Op_fmin_scalar_Double_precision
456 //		FMAXNM	ARM64Op_fmaxnm_scalar_Double_precision
457 		FMINNM	ARM64Op_fminnm_scalar_Double_precision
458 //		FNMUL	ARM64Op_fnmul_Double_precision
459 //	Flo	pating-point conditional select	
460 //		FCSEL	ARM64Op_fcsel_Single_precision
461 //		FCSEL	ARM64Op_fcsel_Double_precision
462 //	Flo	pating-point immediate	
463 //		FMOV	ARM64Op_fmov_scalar_immediate_Single_precision
464 //		FMOV	ARM64Op_fmov_scalar_immediate_Double_precision
465 //	Flo	oating-point compare	
466 <i> </i>		FCMP	ARM64Op_fcmp_Single_precision
467 //		FCMP	ARM64Op_fcmp_Single_precision_zero
468 <i> </i>		FCMPE	ARM64Op_fcmpe_Single_precision
469 //		FCMPE	ARM64Op_fcmpe_Single_precision_zero
470 //		FCMP	ARM64Op_fcmp_Double_precision
471 		FCMP	ARM64Op_fcmp_Double_precision_zero
472 		FCMPE	ARM64Op_fcmpe_Double_precision
473 		FCMPE	ARM64Op_fcmpe_Double_precision_zero
474 	Flo	pating-point data-processing (1 source)	
475 		FMOV	ARM64Op_fmov_register_Single_precision
476 //		FABS	ARM64Op_fabs_scalar_Single_precision
477 		FNEG	ARM64Op_fneg_scalar_Single_precision
478 //		FSQRT	ARM64Op_fsqrt_scalar_Single_precision
479 //		FCVT	ARM64Op_fcvt_Single_precision_to_double_precision
480 //		FCVT	ARM64Op_fcvt_Single_precision_to_half_precision
481 //		FRINTN	ARM64Op_frintn_scalar_Single_precision

1 in	n_use	Opcode	NAME
482 //	1	FRINTP	ARM64Op_frintp_scalar_Single_precision
483 <i> </i>	1	FRINTM	ARM64Op_frintm_scalar_Single_precision
484 //	'	FRINTZ	ARM64Op_frintz_scalar_Single_precision
485 //	'	FRINTA	ARM64Op_frinta_scalar_Single_precision
486 <i> </i>		FRINTX	ARM64Op_frintx_scalar_Single_precision
487 //	1	FRINTI	ARM64Op_frinti_scalar_Single_precision
488 <i> </i>		FMOV	ARM64Op_fmov_register_Double_precision
489 <i> </i>	1	FABS	ARM64Op_fabs_scalar_Double_precision
490 <i> </i>		FNEG	ARM64Op_fneg_scalar_Double_precision
491 //		FSQRT	ARM64Op_fsqrt_scalar_Double_precision
492 //		FCVT	ARM64Op_fcvt_Double_precision_to_single_precision
493 <i> </i>		FCVT	ARM64Op_fcvt_Double_precision_to_half_precision
494 //		FRINTN	ARM64Op_frintn_scalar_Double_precision
495 //		FRINTP	ARM64Op_frintp_scalar_Double_precision
496 //		FRINTM	ARM64Op_frintm_scalar_Double_precision
497 //		FRINTZ	ARM64Op_frintz_scalar_Double_precision
498 <i> </i>		FRINTA	ARM64Op_frinta_scalar_Double_precision
499 <i> </i>		FRINTX	ARM64Op_frintx_scalar_Double_precision
500 //		FRINTI	ARM64Op_frinti_scalar_Double_precision
501 //		FCVT	ARM64Op_fcvt_Half_precision_to_single_precision
502 //		FCVT	ARM64Op_fcvt_Half_precision_to_double_precision
503 //		pating-point<->integer conversions	
504 //		FCVTNS	ARM64Op_fcvtns_scalar_Single_precision_to_32_bit
505 //		FCVTNU	ARM64Op_fcvtnu_scalar_Single_precision_to_32_bit
506 //		SCVTF	ARM64Op_scvtf_scalar_integer_32_bit_to_single_precision
507 //		UCVTF	ARM64Op_ucvtf_scalar_integer_32_bit_to_single_precision
508 //		FCVTAS	ARM64Op_fcvtas_scalar_Single_precision_to_32_bit
509 //		FCVTAU	ARM64Op_fcvtau_scalar_Single_precision_to_32_bit
510 //		FMOV	ARM64Op_fmov_general_Single_precision_to_32_bit
511 //		FMOV	ARM64Op_fmov_general_32_bit_to_single_precision
512 //		FCVTPS	ARM64Op_fcvtps_scalar_Single_precision_to_32_bit
513 //		FCVTPU	ARM64Op_fcvtpu_scalar_Single_precision_to_32_bit
514 //		FCVTMS	ARM64Op_fcvtms_scalar_Single_precision_to_32_bit
515 //		FCVTMU	ARM64Op_fcvtmu_scalar_Single_precision_to_32_bit

1	in_use	Opcode
516	<i> </i>	FCVTZS
517		FCVTZU
518		FCVTNS
519	<i>II</i>	FCVTNU
520	<i>II</i>	SCVTF
521	<i>II</i>	UCVTF
522	<i>II</i>	FCVTAS
523	<i>II</i>	FCVTAU
524	<i>II</i>	FCVTPS
525	<i>II</i>	FCVTPU
526	<i>II</i>	FCVTMS
527	<i>II</i>	FCVTMU
528	<i>II</i>	FCVTZS
529	<i>II</i>	FCVTZU
530	<i>II</i>	FCVTNS
531	<i>II</i>	FCVTNU
532	<i>II</i>	SCVTF
533		UCVTF
534	<i>II</i>	FCVTAS
535		FCVTAU
536		FCVTPS
537		FCVTPU
538		FCVTMS
539		FCVTMU
540		FCVTZS
541		FCVTZU
542		FCVTNS
543		FCVTNU
544		SCVTF
545		UCVTF
546		FCVTAS
547		FCVTAU
548		FMOV
549	<i>II</i>	FMOV

NAME

ARM64Op_fcvtzs_scalar_integer_Single_precision_to_32_bit ARM64Op fcvtzu scalar integer Single precision to 32 bit ARM64Op fcvtns_scalar_Double_precision_to_32_bit ARM64Op_fcvtnu_scalar_Double_precision_to_32_bit ARM64Op_scvtf_scalar_integer_32_bit_to_double_precision ARM64Op_ucvtf_scalar_integer_32_bit_to_double_precision ARM64Op_fcvtas_scalar_Double_precision_to_32_bit ARM64Op fcvtau scalar Double precision to 32 bit ARM64Op fcvtps scalar Double precision to 32 bit ARM64Op fcvtpu scalar Double precision to 32 bit ARM64Op fcvtms scalar Double precision to 32 bit ARM64Op fcvtmu scalar Double precision to 32 bit ARM64Op fcvtzs scalar integer Double precision to 32 bit ARM64Op fcvtzu scalar integer Double precision to 32 bit ARM64Op_fcvtns_scalar_Single_precision_to_64_bit ARM64Op_fcvtnu_scalar_Single_precision_to_64_bit ARM64Op_scvtf_scalar_integer_64_bit_to_single_precision ARM64Op_ucvtf_scalar_integer_64_bit_to_single_precision ARM64Op_fcvtas_scalar_Single_precision_to_64_bit ARM64Op_fcvtau_scalar_Single_precision_to_64_bit ARM64Op_fcvtps_scalar_Single_precision_to_64_bit ARM64Op_fcvtpu_scalar_Single_precision_to_64_bit ARM64Op_fcvtms_scalar_Single_precision_to_64_bit ARM64Op_fcvtmu_scalar_Single_precision_to_64_bit ARM64Op_fcvtzs_scalar_integer_Single_precision_to_64_bit ARM64Op fcvtzu scalar integer Single precision to 64 bit ARM64Op fcvtns scalar Double precision to 64 bit ARM64Op fcvtnu scalar Double precision to 64 bit ARM64Op scvtf scalar integer 64 bit to double precision ARM64Op ucvtf scalar integer 64 bit to double precision ARM64Op fcvtas scalar Double precision to 64 bit ARM64Op_fcvtau_scalar_Double_precision_to_64_bit ARM64Op_fmov_general_Double_precision_to_64_bit ARM64Op_fmov_general_64_bit_to_double_precision

1 in_use	Opcode	NAME
₅₅₀ //	FCVTPS	ARM64Op_fcvtps_scalar_Double_precision_to_64_bit
551 //	FCVTPU	ARM64Op_fcvtpu_scalar_Double_precision_to_64_bit
552 //	FCVTMS	ARM64Op_fcvtms_scalar_Double_precision_to_64_bit
553 //	FCVTMU	ARM64Op_fcvtmu_scalar_Double_precision_to_64_bit
554 //	FCVTZS	ARM64Op_fcvtzs_scalar_integer_Double_precision_to_64_bit
555 //	FCVTZU	ARM64Op_fcvtzu_scalar_integer_Double_precision_to_64_bit
556 //	FMOV	ARM64Op_fmov_general_Top_half_of_128_bit_to_64_bit
557 //	FMOV	ARM64Op_fmov_general_64_bit_to_top_half_of_128_bit
558 // F	loating-point data-processing (3 source)	
559 //	FMADD	ARM64Op_fmadd_Single_precision
560 //	FMSUB	ARM64Op_fmsub_Single_precision
561 //	FNMADD	ARM64Op_fnmadd_Single_precision
562 //	FNMSUB	ARM64Op_fnmsub_Single_precision
563 //	FMADD	ARM64Op_fmadd_Double_precision
564 //	FMSUB	ARM64Op_fmsub_Double_precision
565 //	FNMADD	ARM64Op_fnmadd_Double_precision
566 //	FNMSUB	ARM64Op_fnmsub_Double_precision
	dvSIMD scalar three same	
568 //	SQADD	ARM64Op_sqadd_Scalar
569 //	SQSUB	ARM64Op_sqsub_Scalar
570 //	CMGT	ARM64Op_cmgt_register_Scalar
571 //	CMGE	ARM64Op_cmge_register_Scalar
572 //	SSHL	ARM64Op_sshl_Scalar
573 //	SQSHL	ARM64Op_sqshl_register_Scalar
574 //	SRSHL	ARM64Op_srshl_Scalar
575 //	SQRSHL	ARM64Op_sqrshl_Scalar
576 //	ADD	ARM64Op_add_vector_Scalar
577 //	CMTST	ARM64Op_cmtst_Scalar
578 //	SQDMULH	ARM64Op_sqdmulh_vector_Scalar
579 //	FMULX	ARM64Op_fmulx_Scalar
580 //	FCMEQ	ARM64Op_fcmeq_register_Scalar
581 //	FRECPS	ARM64Op_frecps_Scalar
582 //	FRSQRTS	ARM64Op_frsqrts_Scalar
₅₈₃ //	UQADD	ARM64Op_uqadd_Scalar

1	in_use	Opcode	NAME
584	<i>II</i>	UQSUB	ARM64Op_uqsub_Scalar
585	<i>II</i>	CMHI	ARM64Op_cmhi_register_Scalar
586	<i>II</i>	CMHS	ARM64Op_cmhs_register_Scalar
587	<i>II</i>	USHL	ARM64Op_ushl_Scalar
588	//	UQSHL	ARM64Op_uqshl_register_Scalar
589	<i>II</i>	URSHL	ARM64Op_urshl_Scalar
590	<i>II</i>	UQRSHL	ARM64Op_uqrshl_Scalar
591	<i>II</i>	SUB	ARM64Op_sub_vector_Scalar
592	<i>II</i>	CMEQ	ARM64Op_cmeq_register_Scalar
593	<i>II</i>	SQRDMULH	ARM64Op_sqrdmulh_vector_Scalar
594	<i>II</i>	FCMGE	ARM64Op_fcmge_register_Scalar
595	<i>II</i>	FACGE	ARM64Op_facge_Scalar
596	<i>II</i>	FABD	ARM64Op_fabd_Scalar
597	<i>II</i>	FCMGT	ARM64Op_fcmgt_register_Scalar
598	<i>II</i>	FACGT	ARM64Op_facgt_Scalar
599		vSIMD scalar three different	
600	<i>II</i>	SQDMLAL	ARM64Op_sqdmlal_vector_Scalar
601	<i>II</i>	SQDMLAL2	ARM64Op_sqdmlal2_vector_Scalar
602		SQDMLSL	ARM64Op_sqdmlsl_vector_Scalar
603		SQDMLSL2	ARM64Op_sqdmlsl2_vector_Scalar
604		SQDMULL	ARM64Op_sqdmull_vector_Scalar
605		SQDMULL2	ARM64Op_sqdmull2_vector_Scalar
606		lvSIMD scalar two-reg misc	
607		SUQADD	ARM64Op_suqadd_Scalar
608		SQABS	ARM64Op_sqabs_Scalar
609		CMGT	ARM64Op_cmgt_zero_Scalar
610		CMEQ	ARM64Op_cmeq_zero_Scalar
611		CMLT	ARM64Op_cmlt_zero_Scalar
612		ABS	ARM64Op_abs_Scalar
613		SQXTN	ARM64Op_sqxtn_Scalar
614		SQXTN2	ARM64Op_sqxtn2_Scalar
615		FCVTNS	ARM64Op_fcvtns_vector_Scalar
616		FCVTMS	ARM64Op_fcvtms_vector_Scalar
617	<i>II</i>	FCVTAS	ARM64Op_fcvtas_vector_Scalar

1 in_use	e Opcode	NAME
618 //	SCVTF	ARM64Op_scvtf_vector_integer_Scalar
619 //	FCMGT	ARM64Op_fcmgt_zero_Scalar
620 //	FCMEQ	ARM64Op_fcmeq_zero_Scalar
621 //	FCMLT	ARM64Op_fcmlt_zero_Scalar
622 //	FCVTPS	ARM64Op_fcvtps_vector_Scalar
623 //	FCVTZS	ARM64Op_fcvtzs_vector_integer_Scalar
624 //	FRECPE	ARM64Op_frecpe_Scalar
625 //	FRECPX	ARM64Op_frecpx
626 //	USQADD	ARM64Op_usqadd_Scalar
627 //	SQNEG	ARM64Op_sqneg_Scalar
628 //	CMGE	ARM64Op_cmge_zero_Scalar
629 //	CMLE	ARM64Op_cmle_zero_Scalar
630 //	NEG	ARM64Op_neg_vector_Scalar
631 //	SQXTUN	ARM64Op_sqxtun_Scalar
632 //	SQXTUN2	ARM64Op_sqxtun2_Scalar
633 <i> </i>	UQXTN	ARM64Op_uqxtn_Scalar
634 //	UQXTN2	ARM64Op_uqxtn2_Scalar
635 //	FCVTXN	ARM64Op_fcvtxn_Scalar
636 //	FCVTXN2	ARM64Op_fcvtxn2_Scalar
637 //	FCVTNU	ARM64Op_fcvtnu_vector_Scalar
638 //	FCVTMU	ARM64Op_fcvtmu_vector_Scalar
639 //	FCVTAU	ARM64Op_fcvtau_vector_Scalar
640 //	UCVTF	ARM64Op_ucvtf_vector_integer_Scalar
641 //	FCMGE	ARM64Op_fcmge_zero_Scalar
642 //	FCMLE	ARM64Op_fcmle_zero_Scalar
643 //	FCVTPU	ARM64Op_fcvtpu_vector_Scalar
644 //	FCVTZU	ARM64Op_fcvtzu_vector_integer_Scalar
645 //	FRSQRTE	ARM64Op_frsqrte_Scalar
	AdvSIMD scalar pairwise	
647 //	ADDP	ARM64Op_addp_scalar
648 //	FMAXNMP	ARM64Op_fmaxnmp_scalar
649 //	FADDP	ARM64Op_faddp_scalar
650 //	FMAXP	ARM64Op_fmaxp_scalar
651 //	FMINNMP	ARM64Op_fminnmp_scalar

1 in_us	se Opcode	NAME
652 //	FMINP	ARM64Op_fminp_scalar
653 //	AdvSIMD scalar copy	
654 //	DUP	ARM64Op_dup_element_Scalar
655 //	AdvSIMD scalar x indexed element	
656 //	SQDMLAL	ARM64Op_sqdmlal_by_element_Scalar
657 //	SQDMLAL2	ARM64Op_sqdmlal2_by_element_Scalar
658 //	SQDMLSL	ARM64Op_sqdmlsl_by_element_Scalar
659 //	SQDMLSL2	ARM64Op_sqdmlsl2_by_element_Scalar
660 //	SQDMULL	ARM64Op_sqdmull_by_element_Scalar
661 //	SQDMULL2	ARM64Op_sqdmull2_by_element_Scalar
662 //	SQDMULH	ARM64Op_sqdmulh_by_element_Scalar
663 //	SQRDMULH	ARM64Op_sqrdmulh_by_element_Scalar
664 //	FMLA	ARM64Op_fmla_by_element_Scalar
665 //	FMLS	ARM64Op_fmls_by_element_Scalar
666 //	FMUL	ARM64Op_fmul_by_element_Scalar
667 //	FMULX	ARM64Op_fmulx_by_element_Scalar
668 <i> </i>	AdvSIMD scalar shift by immediate	
669 //	SSHR	ARM64Op_sshr_Scalar
670 //	SSRA	ARM64Op_ssra_Scalar
671 //	SRSHR	ARM64Op_srshr_Scalar
672 //	SRSRA	ARM64Op_srsra_Scalar
673 //	SHL	ARM64Op_shl_Scalar
674 	SQSHL	ARM64Op_sqshl_immediate_Scalar
675 	SQSHRN	ARM64Op_sqshrn_Scalar
676 //	SQSHRN2	ARM64Op_sqshrn2_Scalar
677 	SQRSHRN	ARM64Op_sqrshrn_Scalar
678 //	SQRSHRN2	ARM64Op_sqrshrn2_Scalar
679 //	SCVTF	ARM64Op_scvtf_vector_fixed_point_Scalar
680 //	FCVTZS	ARM64Op_fcvtzs_vector_fixed_point_Scalar
681 //	USHR	ARM64Op_ushr_Scalar
682 <i> </i>	USRA	ARM64Op_usra_Scalar
683 <i> </i>	URSHR	ARM64Op_urshr_Scalar
684 <i> </i>	URSRA	ARM64Op_ursra_Scalar
685 //	SRI	ARM64Op_sri_Scalar

1 i l	n_use	Opcode	NAME
686 <i>II</i>	1	SLI	ARM64Op_sli_Scalar
687 //	<i>l</i>	SQSHLU	ARM64Op_sqshlu_Scalar
688 //	<i>l</i>	UQSHL	ARM64Op_uqshl_immediate_Scalar
689 //	<i>l</i>	SQSHRUN	ARM64Op_sqshrun_Scalar
690 //	<i>l</i>	SQSHRUN2	ARM64Op_sqshrun2_Scalar
691 //	<i>l</i>	SQRSHRUN	ARM64Op_sqrshrun_Scalar
692 <i>II</i>	<i>l</i>	SQRSHRUN2	ARM64Op_sqrshrun2_Scalar
693 //	<i>l</i>	UQSHRN	ARM64Op_uqshrn_Scalar
694 //	<i>l</i>	UQRSHRN	ARM64Op_uqrshrn_Scalar
695 //	<i>l</i>	UQRSHRN2	ARM64Op_uqrshrn2_Scalar
696 //	<i>l</i>	UCVTF	ARM64Op_ucvtf_vector_fixed_point_Scalar
697 []	<i>l</i>	FCVTZU	ARM64Op_fcvtzu_vector_fixed_point_Scalar
698 <i>II</i>	/ Cr	ypto three-reg SHA	
699 //	<i>l</i>	SHA1C	ARM64Op_sha1c
700 //	1	SHA1P	ARM64Op_sha1p
701 <i>II</i>		SHA1M	ARM64Op_sha1m
702 <i>II</i>	<i>l</i>	SHA1SU0	ARM64Op_sha1su0
703 //	<i>l</i>	SHA256H	ARM64Op_sha256h
704 //	1	SHA256H2	ARM64Op_sha256h2
705 //	1	SHA256SU1	ARM64Op_sha256su1
706 <i>II</i>	-	ypto two-reg SHA	
707 //		SHA1H	ARM64Op_sha1h
708 //	1	SHA1SU1	ARM64Op_sha1su1
709 <i>II</i>		SHA256SU0	ARM64Op_sha256su0
710 <i>II</i>	-	ypto AES	
711 <i> </i>		AESE	ARM64Op_aese
712 //		AESD	ARM64Op_aesd
713 <i>II</i>	_	AESMC	ARM64Op_aesmc
714 //	<i>l</i>	AESIMC	ARM64Op_aesimc
715 <i> </i>		vSIMD three same	
716 <i>II</i>	_	SHADD	ARM64Op_shadd
717 <i>II</i>		SQADD	ARM64Op_sqadd_Vector
718 <i> </i>		SRHADD	ARM64Op_srhadd
719 //	/	SHSUB	ARM64Op_shsub

1 in_use	Opcode	NAME
720 //	SQSUB	ARM64Op_sqsub_Vector
721 //	CMGT	ARM64Op_cmgt_register_Vector
722 	CMGE	ARM64Op_cmge_register_Vector
₇₂₃ //	SSHL Vector	ARM64Op_sshl vector
724 	SQSHL	ARM64Op_sqshl_register_Vector
725 //	SRSHL	ARM64Op_srshl_Vector
726 //	SQRSHL	ARM64Op_sqrshl_Vector
727 	SMAX	ARM64Op_smax
728 //	SMIN	ARM64Op_smin
729 //	SABD	ARM64Op_sabd
730 //	SABA	ARM64Op_saba
731 //	ADD	ARM64Op_add_vector_Vector
732 	CMTST	ARM64Op_cmtst_Vector
733 //	MLA	ARM64Op_mla_vector
734 //	MUL	ARM64Op_mul_vector
735 //	SMAXP	ARM64Op_smaxp
736 //	SMINP	ARM64Op_sminp
737 	SQDMULH	ARM64Op_sqdmulh_vector_Vector
738 //	ADDP	ARM64Op_addp_vector
739 //	FMAXNM	ARM64Op_fmaxnm_vector
740 //	FMLA	ARM64Op_fmla_vector
741 //	FADD	ARM64Op_fadd_vector
742 	FMULX	ARM64Op_fmulx_Vector
743 	FCMEQ	ARM64Op_fcmeq_register_Vector
744 	FMAX	ARM64Op_fmax_vector
745 	FRECPS	ARM64Op_frecps_Vector
746 //	AND	ARM64Op_and_vector
747 	BIC	ARM64Op_bic_vector_register
748 //	FMINNM	ARM64Op_fminnm_vector
749 //	FMLS	ARM64Op_fmls_vector
750 //	FSUB	ARM64Op_fsub_vector
751 //	FMIN	ARM64Op_fmin_vector
752 //	FRSQRTS	ARM64Op_frsqrts_Vector
753 //	ORR	ARM64Op_orr_vector_register

1 in_use	Opcode	NAME
754 	ORN	ARM64Op_orn_vector
755 //	UHADD	ARM64Op_uhadd
756 //	UQADD	ARM64Op_uqadd_Vector
757 //	URHADD	ARM64Op_urhadd
758 //	UHSUB	ARM64Op_uhsub
759 //		ARM64OpVector
760 //	CMHI	ARM64Op_cmhi_register_Vector
761 //	CMHS	ARM64Op_cmhs_register_Vector
762 //	USHL	ARM64Op_ushl_Vector
763 //	UQSHL	ARM64Op_uqshl_register_Vector
764 //	URSHL	ARM64Op_urshl_Vector
765 //	UQRSHL	ARM64Op_uqrshl_Vector
766 //	UMAX	ARM64Op_umax
767 //	UMIN	ARM64Op_umin
768 //	UABD	ARM64Op_uabd
769 //	UABA	ARM64Op_uaba
770 //	SUB	ARM64Op_sub_vector_Vector
771 //	CMEQ	ARM64Op_cmeq_register_Vector
772 	MLS	ARM64Op_mls_vector
773 //	PMUL	ARM64Op_pmul
774 	UMAXP	ARM64Op_umaxp
775 //	UMINP	ARM64Op_uminp
776 //	SQRDMULH	ARM64Op_sqrdmulh_vector_Vector
777 	FMAXNMP	ARM64Op_fmaxnmp_vector
778 //	FADDP	ARM64Op_faddp_vector
779 //	FMUL	ARM64Op_fmul_vector
780 //	FCMGE	ARM64Op_fcmge_register_Vector
781 //	FACGE	ARM64Op_facge_Vector
782 //	FMAXP	ARM64Op_fmaxp_vector
783 //	FDIV	ARM64Op_fdiv_vector
784 	EOR	ARM64Op_eor_vector
785 //	BSL	ARM64Op_bsl
786 //	FMINNMP	ARM64Op_fminnmp_vector
787 //	FABD	ARM64Op_fabd_Vector

1 in_us	se Opcode	NAME
788 	FCMGT	ARM64Op_fcmgt_register_Vector
789 <i> </i>	FACGT	ARM64Op_facgt_Vector
790 <i> </i>	FMINP	ARM64Op_fminp_vector
791 	BIT	ARM64Op_bit
792 	BIF	ARM64Op_bif
793 	AdvSIMD three different	
794 	SADDL	ARM64Op_saddl
795 //	SADDL2	ARM64Op_saddl2
796 	SADDW	ARM64Op_saddw
797 	SADDW2	ARM64Op_saddw2
798 	SSUBL	ARM64Op_ssubl
799 	SSUBL2	ARM64Op_ssubl2
800 //	SSUBW	ARM64Op_ssubw
801 //	SSUBW2	ARM64Op_ssubw2
802 //	ADDHN	ARM64Op_addhn
803 <i> </i>	ADDHN2	ARM64Op_addhn2
804 <i> </i>	SABAL	ARM64Op_sabal
805 <i> </i>	SABAL2	ARM64Op_sabal2
806 <i>II</i>	SUBHN	ARM64Op_subhn
807 //	SUBHN2	ARM64Op_subhn2
808 <i> </i>	SABDL	ARM64Op_sabdl
809 //	SABDL2	ARM64Op_sabdl2
810 <i> </i>	SMLAL	ARM64Op_smlal_vector
811 <i> </i>	SMLAL2	ARM64Op_smlal2_vector
812 <i> </i>	SQDMLAL	ARM64Op_sqdmlal_vector_Vector
813 //	SQDMLAL2	ARM64Op_sqdmlal2_vector_Vector
814 <i> </i>	SMLSL	ARM64Op_smlsl_vector
815 //	SMLSL2	ARM64Op_smlsl2_vector
816 <i> </i>	SQDMLSL	ARM64Op_sqdmlsl_vector_Vector
817 //	SQDMLSL2	ARM64Op_sqdmlsl2_vector_Vector
818 <i> </i>	SMULL	ARM64Op_smull_vector
819 <i> </i>	SMULL2	ARM64Op_smull2_vector
820 <i> </i>	SQDMULL	ARM64Op_sqdmull_vector_Vector
821 <i> </i>	SQDMULL2	ARM64Op_sqdmull2_vector_Vector

1 in_use	Opcode	NAME
822 <i>II</i>	PMULL	ARM64Op_pmull
823 //	PMULL2	ARM64Op_pmull2
824 //	UADDL	ARM64Op_uaddl
825 //	UADDL2	ARM64Op_uaddl2
826 //	UADDW	ARM64Op_uaddw
827 //	UADDW2	ARM64Op_uaddw2
828 <i> </i>	USUBL	ARM64Op_usubl
829 //	USUBL2	ARM64Op_usubl2
830 //	USUBW	ARM64Op_usubw
831 //	USUBW2	ARM64Op_usubw2
832 <i> </i>	RADDHN	ARM64Op_raddhn
833 //	RADDHN2	ARM64Op_raddhn2
834 //	UABAL	ARM64Op_uabal
835 //	UABAL2	ARM64Op_uabal2
836 //	RSUBHN	ARM64Op_rsubhn
837 //	RSUBHN2	ARM64Op_rsubhn2
838 //	UABDL	ARM64Op_uabdl
839 //	UABDL2	ARM64Op_uabdl2
840 //	UMLAL	ARM64Op_umlal_vector
841 //	UMLAL2	ARM64Op_umlal2_vector
842 //	UMLSL	ARM64Op_umlsl_vector
843 //	UMLSL2	ARM64Op_umlsl2_vector
844 //	UMULL	ARM64Op_umull_vector
845 //	UMULL2	ARM64Op_umull2_vector
	dvSIMD two-reg misc	
847 //	REV64	ARM64Op_rev64
848 //	REV16	ARM64Op_rev16_vector
849	SADDLP	ARM64Op_saddlp
850 //	SUQADD	ARM64Op_suqadd_Vector
851 //	CLS	ARM64Op_cls_vector
852	CNT	ARM64Op_cnt
853 //	SADALP	ARM64Op_sadalp
854 //	SQABS	ARM64Op_sqabs_Vector
855 //	CMGT	ARM64Op_cmgt_zero_Vector

1 in_use	Opcode	NAME
856 //	CMEQ	ARM64Op_cmeq_zero_Vector
857 //	CMLT	ARM64Op_cmlt_zero_Vector
858 //	ABS	ARM64Op_abs_Vector
859 //	XTN	ARM64Op_xtn
860 //	XTN2	ARM64Op_xtn2
861 //	SQXTN	ARM64Op_sqxtn_Vector
862 //	SQXTN2	ARM64Op_sqxtn2_Vector
863 //	FCVTN	ARM64Op_fcvtn
864 <i> </i>	FCVTN2	ARM64Op_fcvtn2
865 //	FCVTL	ARM64Op_fcvtl
866 //	FCVTL2	ARM64Op_fcvtl2
867 //	FRINTN	ARM64Op_frintn_vector
868 <i> </i>	FRINTM	ARM64Op_frintm_vector
869 //	FCVTNS	ARM64Op_fcvtns_vector_Vector
870 //	FCVTMS	ARM64Op_fcvtms_vector_Vector
871 //	FCVTAS	ARM64Op_fcvtas_vector_Vector
872 //	SCVTF	ARM64Op_scvtf_vector_integer_Vector
873 //	FCMGT	ARM64Op_fcmgt_zero_Vector
874 //	FCMEQ	ARM64Op_fcmeq_zero_Vector
875 //	FCMLT	ARM64Op_fcmlt_zero_Vector
876 //	FABS	ARM64Op_fabs_vector
877 //	FRINTP	ARM64Op_frintp_vector
878 //	FRINTZ	ARM64Op_frintz_vector
879 //	FCVTPS	ARM64Op_fcvtps_vector_Vector
880 //	FCVTZS	ARM64Op_fcvtzs_vector_integer_Vector
881 //	URECPE	ARM64Op_urecpe
882 //	FRECPE	ARM64Op_frecpe_Vector
883 <i> </i>	REV32	ARM64Op_rev32_vector
884 //	UADDLP	ARM64Op_uaddlp
885 //	USQADD	ARM64Op_usqadd_Vector
886 <i> </i>	CLZ	ARM64Op_clz_vector
887 //	UADALP	ARM64Op_uadalp
888 <i> </i>	SQNEG	ARM64Op_sqneg_Vector
889 <i>II</i>	CMGE	ARM64Op_cmge_zero_Vector

1 in_us	se Opcode	NAME
890 //	CMLE	ARM64Op_cmle_zero_Vector
891 <i> </i>	NEG	ARM64Op_neg_vector_Vector
892 <i> </i>	SQXTUN	ARM64Op_sqxtun_Vector
893 //	SQXTUN2	ARM64Op_sqxtun2_Vector
894 <i> </i>	SHLL	ARM64Op_shll
895 //	SHLL2	ARM64Op_shll2
896 <i>II</i>	UQXTN	ARM64Op_uqxtn_Vector
897 //	UQXTN2	ARM64Op_uqxtn2_Vector
898 <i> </i>	FCVTXN	ARM64Op_fcvtxn_Vector
899 <i> </i>	FCVTXN2	ARM64Op_fcvtxn2_Vector
900 //	FRINTA	ARM64Op_frinta_vector
901 //	FRINTX	ARM64Op_frintx_vector
902 //	FCVTNU	ARM64Op_fcvtnu_vector_Vector
903 //	FCVTMU	ARM64Op_fcvtmu_vector_Vector
904 //	FCVTAU	ARM64Op_fcvtau_vector_Vector
905 //	UCVTF	ARM64Op_ucvtf_vector_integer_Vector
906 //	NOT	ARM64Op_not
907 //	RBIT	ARM64Op_rbit_vector
908 //	FCMGE	ARM64Op_fcmge_zero_Vector
909 //	FCMLE	ARM64Op_fcmle_zero_Vector
910 <i> </i>	FNEG	ARM64Op_fneg_vector
911 <i> </i>	FRINTI	ARM64Op_frinti_vector
912 <i> </i>	FCVTPU	ARM64Op_fcvtpu_vector_Vector
913 <i> </i>	FCVTZU	ARM64Op_fcvtzu_vector_integer_Vector
914 <i> </i>	URSQRTE	ARM64Op_ursqrte
915 //	FRSQRTE	ARM64Op_frsqrte_Vector
916 <i> </i>	FSQRT	ARM64Op_fsqrt_vector
917 //	AdvSIMD across lanes	
918 <i> </i>	SADDLV	ARM64Op_saddlv
919 <i> </i>	SMAXV	ARM64Op_smaxv
920 //	SMINV	ARM64Op_sminv
921 //	ADDV	ARM64Op_addv
922 //	UADDLV	ARM64Op_uaddlv
923 //	UMAXV	ARM64Op_umaxv

1	in_use	Opcode	NAME
924	//	UMINV	ARM64Op_uminv
925	//	FMAXNMV	ARM64Op_fmaxnmv
926	//	FMAXV	ARM64Op_fmaxv
927	//	FMINNMV	ARM64Op_fminnmv
928	//	FMINV	ARM64Op_fminv
929	// A	dvSIMD copy	
930	<i>II</i>	DUP	ARM64Op_dup_element_Vector
931	<i>II</i>	DUP	ARM64Op_dup_general
932	<i>II</i>	SMOV	ARM64Op_smov_32_bit
933	<i>II</i>	UMOV	ARM64Op_umov_32_bit
934	<i>II</i>	INS	ARM64Op_ins_general
935	<i>II</i>	SMOV	ARM64Op_smov_64_bit
936		UMOV	ARM64Op_umov_64_bit
937		INS	ARM64Op_ins_element
938		dvSIMD vector x indexed element	
939		SMLAL	ARM64Op_smlal_by_element
940		SMLAL2	ARM64Op_smlal2_by_element
941		SQDMLAL	ARM64Op_sqdmlal_by_element_Vector
942		SQDMLAL2	ARM64Op_sqdmlal2_by_element_Vector
943		SMLSL	ARM64Op_smlsl_by_element
944		SMLSL2	ARM64Op_smlsl2_by_element
945		SQDMLSL	ARM64Op_sqdmlsl_by_element_Vector
946		SQDMLSL2	ARM64Op_sqdmlsl2_by_element_Vector
947		MUL	ARM64Op_mul_by_element
948		SMULL	ARM64Op_smull_by_element
949		SMULL2	ARM64Op_smull2_by_element
950		SQDMULL	ARM64Op_sqdmull_by_element_Vector
951		SQDMULL2	ARM64Op_sqdmull2_by_element_Vector
952		SQDMULH	ARM64Op_sqdmulh_by_element_Vector
953		SQRDMULH	ARM64Op_sqrdmulh_by_element_Vector
954		FMLA	ARM64Op_fmla_by_element_Vector
955		FMLS	ARM64Op_fmls_by_element_Vector
956		FMUL	ARM64Op_fmul_by_element_Vector
957	11	MLA	ARM64Op_mla_by_element

1 in_use	e Opcode	NAME
958 //	UMLAL	ARM64Op_umlal_by_element
959 //	UMLAL2	ARM64Op_umlal2_by_element
960 //	MLS	ARM64Op_mls_by_element
961 //	UMLSL	ARM64Op_umlsl_by_element
962 //	UMLSL2	ARM64Op_umlsl2_by_element
963 //	UMULL	ARM64Op_umull_by_element
964 //	UMULL2	ARM64Op_umull2_by_element
965 //	FMULX	ARM64Op_fmulx_by_element_Vector
966 //	AdvSIMD modified immediate	
967 //	MOVI	ARM64Op_movi_32_bit_shifted_immediate
968 //	ORR	ARM64Op_orr_vector_immediate_32_bit
969 //	MOVI	ARM64Op_movi_16_bit_shifted_immediate
970 //	ORR	ARM64Op_orr_vector_immediate_16_bit
971 //	MOVI	ARM64Op_movi_32_bit_shifting_ones
972 //	MOVI	ARM64Op_movi_8_bit
973 //	FMOV	ARM64Op_fmov_vector_immediate_Single_precision
974 //	MVNI	ARM64Op_mvni_32_bit_shifted_immediate
975 //	BIC	ARM64Op_bic_vector_immediate_32_bit
976 //	MVNI	ARM64Op_mvni_16_bit_shifted_immediate
977 //	BIC	ARM64Op_bic_vector_immediate_16_bit
978 //	MVNI	ARM64Op_mvni_32_bit_shifting_ones
979 //	MOVI	ARM64Op_movi_64_bit_scalar
980 //	MOVI	ARM64Op_movi_64_bit_vector
981 //	FMOV	ARM64Op_fmov_vector_immediate_Double_precision
	AdvSIMD shift by immediate	
983 //	SSHR	ARM64Op_sshr_Vector
984 //	SSRA	ARM64Op_ssra_Vector
985 //	SRSHR	ARM64Op_srshr_Vector
986 //	SRSRA	ARM64Op_srsra_Vector
987 //	SHL	ARM64Op_shl_Vector
988 //	SQSHL	ARM64Op_sqshl_immediate_Vector
989 //	SHRN	ARM64Op_shrn
990 //	SHRN2	ARM64Op_shrn2
991 <i> </i>	RSHRN	ARM64Op_rshrn

1 in_use	Opcode	NAME
992 //	RSHRN2	ARM64Op_rshrn2
993 //	SQSHRN	ARM64Op_sqshrn_Vector
994 //	SQSHRN2	ARM64Op_sqshrn2_Vector
995 //	SQRSHRN	ARM64Op_sqrshrn_Vector
996 //	SQRSHRN2	ARM64Op_sqrshrn2_Vector
997 //	SSHLL	ARM64Op_sshll
998 //	SSHLL2	ARM64Op_sshll2
999 //	SCVTF	ARM64Op_scvtf_vector_fixed_point_Vector
1000 //	FCVTZS	ARM64Op_fcvtzs_vector_fixed_point_Vector
₁₀₀₁ //	USHR	ARM64Op_ushr_Vector
1002 //	USRA	ARM64Op_usra_Vector
1003 //	URSHR	ARM64Op_urshr_Vector
1004 //	URSRA	ARM64Op_ursra_Vector
1005 //	SRI	ARM64Op_sri_Vector
1006 //	SLI	ARM64Op_sli_Vector
1007 //	SQSHLU	ARM64Op_sqshlu_Vector
1008 //	UQSHL	ARM64Op_uqshl_immediate_Vector
1009 //	SQSHRUN	ARM64Op_sqshrun_Vector
101(//	SQSHRUN2	ARM64Op_sqshrun2_Vector
1011 //	SQRSHRUN	ARM64Op_sqrshrun_Vector
1012 //	SQRSHRUN2	ARM64Op_sqrshrun2_Vector
1013 //	UQSHRN	ARM64Op_uqshrn_Vector
1014 //	UQRSHRN	ARM64Op_uqrshrn_Vector
1015 //	UQRSHRN2	ARM64Op_uqrshrn2_Vector
1016 //	USHLL	ARM64Op_ushII
1017 //	USHLL2	ARM64Op_ushll2
1018 //	UCVTF	ARM64Op_ucvtf_vector_fixed_point_Vector
1019 //	FCVTZU	ARM64Op_fcvtzu_vector_fixed_point_Vector
	dvSIMD TBL/TBX	
1021 //	TBL	ARM64Op_tbl_Single_register_table
1022 //	TBX	ARM64Op_tbx_Single_register_table
1023 //	TBL	ARM64Op_tbl_Two_register_table
₁₀₂ 4 //	TBX	ARM64Op_tbx_Two_register_table
1025 //	TBL	ARM64Op_tbl_Three_register_table

1 in	_use Opcode	NAME
102€ //	TBX	ARM64Op_tbx_Three_register_table
1027 //	TBL	ARM64Op_tbl_Four_register_table
1028 //	TBX	ARM64Op_tbx_Four_register_table
1029 //	AdvSIMD ZIP/UZP/TRN	
103(//	UZP1	ARM64Op_uzp1
1031 //	TRN1	ARM64Op_trn1
1032 //	ZIP1	ARM64Op_zip1
1033 //	UZP2	ARM64Op_uzp2
1034 //	TRN2	ARM64Op_trn2
1035 //	ZIP2	ARM64Op_zip2
1036 //	AdvSIMD EXT	
1037 //	EXT	ARM64Op_ext
1038 //	Loads and stores	
1039 //	AdvSIMD load/store multiple structures	
104(//	ST4	ARM64Op_st4_multiple_structures_No_offset
1041 //	ST1	ARM64Op_st1_multiple_structures_Four_registers
1042 //	ST3	ARM64Op_st3_multiple_structures_No_offset
1043 //	ST1	ARM64Op_st1_multiple_structures_Three_registers
1044 //	ST1	ARM64Op_st1_multiple_structures_One_register
1045 //	ST2	ARM64Op_st2_multiple_structures_No_offset
104€ //	ST1	ARM64Op_st1_multiple_structures_Two_registers
1047 //	LD4	ARM64Op_ld4_multiple_structures_No_offset
1048 //	LD1	ARM64Op_ld1_multiple_structures_Four_registers
1049 //	LD3	ARM64Op_ld3_multiple_structures_No_offset
105(//	LD1	ARM64Op_ld1_multiple_structures_Three_registers
1051 //	LD1	ARM64Op_ld1_multiple_structures_One_register
1052 //	LD2	ARM64Op_ld2_multiple_structures_No_offset
1053 //	LD1	ARM64Op_ld1_multiple_structures_Two_registers
1054 //	AdvSIMD load/store multiple structures (po	
1055 //	ST4	ARM64Op_st4_multiple_structures_Register_offset
1056 //	ST1	ARM64Op_st1_multiple_structures_Four_registers_register_offset
1057 //	ST3	ARM64Op_st3_multiple_structures_Register_offset
1058 //	ST1	ARM64Op_st1_multiple_structures_Three_registers_register_offset
105§ //	ST1	ARM64Op_st1_multiple_structures_One_register_register_offset

1 in_use	Opcode	NAME
106(//	ST2	ARM64Op_st2_multiple_structures_Register_offset
1061 //	ST1	ARM64Op_st1_multiple_structures_Two_registers_register_offset
1062 //	ST4	ARM64Op_st4_multiple_structures_Immediate_offset
1063 //	ST1	ARM64Op_st1_multiple_structures_Four_registers_immediate_offset
1064 //	ST3	ARM64Op_st3_multiple_structures_Immediate_offset
106ŧ //	ST1	ARM64Op_st1_multiple_structures_Three_registers_immediate_offset
1066 //	ST1	ARM64Op_st1_multiple_structures_One_register_immediate_offset
1067 //	ST2	ARM64Op_st2_multiple_structures_Immediate_offset
1068 //	ST1	ARM64Op_st1_multiple_structures_Two_registers_immediate_offset
1069 //	LD4	ARM64Op_ld4_multiple_structures_Register_offset
107(//	LD1	ARM64Op_ld1_multiple_structures_Four_registers_register_offset
1071 //	LD3	ARM64Op_ld3_multiple_structures_Register_offset
1072 //	LD1	ARM64Op_ld1_multiple_structures_Three_registers_register_offset
1073 //	LD1	ARM64Op_ld1_multiple_structures_One_register_register_offset
1074 //	LD2	ARM64Op_ld2_multiple_structures_Register_offset
107ŧ //	LD1	ARM64Op_ld1_multiple_structures_Two_registers_register_offset
107€ //	LD4	ARM64Op_ld4_multiple_structures_Immediate_offset
1077 //	LD1	ARM64Op_ld1_multiple_structures_Four_registers_immediate_offset
1078 //	LD3	ARM64Op_ld3_multiple_structures_Immediate_offset
1079 //	LD1	ARM64Op_ld1_multiple_structures_Three_registers_immediate_offset
108(//	LD1	ARM64Op_ld1_multiple_structures_One_register_immediate_offset
1081 //	LD2	ARM64Op_ld2_multiple_structures_Immediate_offset
1082 //	LD1	ARM64Op_ld1_multiple_structures_Two_registers_immediate_offset
	dvSIMD load/store single structure	
1084 //	ST1	ARM64Op_st1_single_structure_8_bit
1085 //	ST3	ARM64Op_st3_single_structure_8_bit
1086 //	ST1	ARM64Op_st1_single_structure_16_bit
1087 //	ST3	ARM64Op_st3_single_structure_16_bit
1088 //	ST1	ARM64Op_st1_single_structure_32_bit
1089 //	ST1	ARM64Op_st1_single_structure_64_bit
109(//	ST3	ARM64Op_st3_single_structure_32_bit
1091//	ST3	ARM64Op_st3_single_structure_64_bit
1092 //	ST2	ARM64Op_st2_single_structure_8_bit
1098 //	ST4	ARM64Op_st4_single_structure_8_bit

1	in_use	Opcode	NAME
1094	<i>II</i>	ST2	ARM64Op_st2_single_structure_16_bit
1095	<i>II</i>	ST4	ARM64Op_st4_single_structure_16_bit
1096		ST2	ARM64Op_st2_single_structure_32_bit
1097		ST2	ARM64Op_st2_single_structure_64_bit
1098		ST4	ARM64Op_st4_single_structure_32_bit
1099		ST4	ARM64Op_st4_single_structure_64_bit
1100		LD1	ARM64Op_ld1_single_structure_8_bit
1101		LD3	ARM64Op_ld3_single_structure_8_bit
1102		LD1	ARM64Op_ld1_single_structure_16_bit
1103		LD3	ARM64Op_ld3_single_structure_16_bit
1104		LD1	ARM64Op_ld1_single_structure_32_bit
1105		LD1	ARM64Op_ld1_single_structure_64_bit
1106		LD3	ARM64Op_ld3_single_structure_32_bit
1107		LD3	ARM64Op_ld3_single_structure_64_bit
1108		LD1R	ARM64Op_ld1r_No_offset
1109		LD3R	ARM64Op_ld3r_No_offset
1110		LD2	ARM64Op_ld2_single_structure_8_bit
1111		LD4	ARM64Op_ld4_single_structure_8_bit
1112		LD2	ARM64Op_ld2_single_structure_16_bit
1113		LD4	ARM64Op_ld4_single_structure_16_bit
1114		LD2	ARM64Op_ld2_single_structure_32_bit
1115		LD2	ARM64Op_ld2_single_structure_64_bit
1116		LD4	ARM64Op_ld4_single_structure_32_bit
1117		LD4	ARM64Op_ld4_single_structure_64_bit
1118		LD2R	ARM64Op_ld2r_No_offset
1119		LD4R	ARM64Op_ld4r_No_offset
1120		dvSIMD load/store single structure (post-	
1121		ST1	ARM64Op_st1_single_structure_8_bit_register_offset
1122		ST3	ARM64Op_st3_single_structure_8_bit_register_offset
1123		ST1	ARM64Op_st1_single_structure_16_bit_register_offset
1124		ST3	ARM64Op_st3_single_structure_16_bit_register_offset
1125		ST1	ARM64Op_st1_single_structure_32_bit_register_offset
1126		ST1	ARM64Op_st1_single_structure_64_bit_register_offset
1127	<i>II</i>	ST3	ARM64Op_st3_single_structure_32_bit_register_offset

1	in_use	Opcode
112	Ε <i>Π</i>	ST3
112	ç //	ST1
113	(<i>II</i>	ST3
113	1//	ST1
113	2 <i>11</i>	ST3
113	<i>: </i>	ST1
113	4 	ST1
113	ŧ //	ST3
113	<i>[</i>	ST3
113	7 / /	ST2
113	ξ //	ST4
113	ç //	ST2
114	(<i>II</i>	ST4
114		ST2
114		ST2
114		ST4
114	4 	ST4
114		ST2
114	<i>[</i>	ST4
114		ST2
114	ξ //	ST4
114		ST2
115		ST2
115		ST4
115		ST4
115		LD1
115		LD3
115		LD1
115		LD3
115		LD1
115		LD1
115		LD3
116		LD3
116	1//	LD1R

NAME

ARM64Op_st3_single_structure_64_bit_register_offset ARM64Op_st1_single_structure_8_bit_immediate_offset ARM64Op_st3_single_structure_8_bit_immediate_offset ARM64Op_st1_single_structure_16_bit_immediate_offset ARM64Op_st3_single_structure_16_bit_immediate_offset ARM64Op_st1_single_structure_32_bit_immediate_offset ARM64Op_st1_single_structure_64_bit_immediate_offset ARM64Op_st3_single_structure_32_bit_immediate_offset ARM64Op_st3_single_structure_64_bit_immediate_offset ARM64Op_st2_single_structure_8_bit_register_offset ARM64Op_st4_single_structure_8_bit_register_offset ARM64Op st2 single structure 16 bit register offset ARM64Op_st4_single_structure_16_bit_register_offset ARM64Op st2 single structure 32 bit register offset ARM64Op_st2_single_structure_64_bit_register_offset ARM64Op_st4_single_structure_32_bit_register_offset ARM64Op_st4_single_structure_64_bit_register_offset ARM64Op_st2_single_structure_8_bit_immediate_offset ARM64Op_st4_single_structure_8_bit_immediate_offset ARM64Op_st2_single_structure_16_bit_immediate_offset ARM64Op_st4_single_structure_16_bit_immediate_offset ARM64Op_st2_single_structure_32_bit_immediate_offset ARM64Op_st2_single_structure_64_bit_immediate_offset ARM64Op_st4_single_structure_32_bit_immediate_offset ARM64Op_st4_single_structure_64_bit_immediate_offset ARM64Op_ld1_single_structure_8_bit_register_offset ARM64Op_ld3_single_structure_8_bit_register_offset ARM64Op Id1 single structure 16 bit register offset ARM64Op_ld3_single_structure_16_bit_register_offset ARM64Op Id1 single structure 32 bit register offset ARM64Op Id1 single structure 64 bit register offset ARM64Op_ld3_single_structure_32_bit_register_offset ARM64Op_ld3_single_structure_64_bit_register_offset ARM64Op_ld1r_Register_offset

1 in_	use Opcode
1162 //	LD3R
1168 🖊	LD1
1164 //	LD3
116ŧ //	LD1
1166 //	LD3
1167 //	LD1
1168 //	LD1
1169 🖊	LD3
117(//	LD3
1171 //	LD1R
1172 //	LD3R
1178 🖊	LD2
1174 //	LD4
1175 //	LD2
1176 //	LD4
1177 //	LD2
1178 //	LD2
1179 //	LD4
118(//	LD4
1181 //	LD2R
1182 //	LD4R
1183 //	LD2
1184 //	LD4
1185 //	LD2
1186 //	LD4
1187 //	LD2
1188 //	LD2
1189 //	LD4
119(//	LD4
1191 //	LD2R
1192 //	LD4R

NAME ARM64Op_ld3r_Register_offset ARM64Op_ld1_single_structure_8_bit_immediate_offset ARM64Op_ld3_single_structure_8_bit_immediate_offset ARM64Op_ld1_single_structure_16_bit_immediate_offset ARM64Op_ld3_single_structure_16_bit_immediate_offset ARM64Op_ld1_single_structure_32_bit_immediate_offset ARM64Op_ld1_single_structure_64_bit_immediate_offset ARM64Op_ld3_single_structure_32_bit_immediate_offset ARM64Op_ld3_single_structure_64_bit_immediate_offset ARM64Op Id1r Immediate offset ARM64Op_ld3r_Immediate_offset ARM64Op Id2 single structure 8 bit register offset ARM64Op_ld4_single_structure_8_bit_register_offset ARM64Op_ld2_single_structure_16_bit_register_offset ARM64Op_ld4_single_structure_16_bit_register_offset ARM64Op_ld2_single_structure_32_bit_register_offset ARM64Op_ld2_single_structure_64_bit_register_offset ARM64Op_ld4_single_structure_32_bit_register_offset ARM64Op_ld4_single_structure_64_bit_register_offset ARM64Op_ld2r_Register_offset ARM64Op_ld4r_Register_offset

ARM64Op_ld2_single_structure_8_bit_immediate_offset
ARM64Op_ld4_single_structure_8_bit_immediate_offset
ARM64Op_ld2_single_structure_16_bit_immediate_offset
ARM64Op_ld4_single_structure_16_bit_immediate_offset
ARM64Op_ld2_single_structure_32_bit_immediate_offset
ARM64Op_ld2_single_structure_64_bit_immediate_offset
ARM64Op_ld4_single_structure_32_bit_immediate_offset
ARM64Op_ld4_single_structure_32_bit_immediate_offset
ARM64Op_ld4_single_structure_64_bit_immediate_offset
ARM64Op_ld4_single_structure_64_bit_immediate_offset
ARM64Op_ld2r_Immediate_offset

ARM64Op Id4r Immediate offset

1	in_use Opcode	//Opcode	BINARY O
2	UNALLOCATED	/* UNALLOCATED */	
3	BAD	bad,	/* 0x0000000BAD invalid
4	Branch, exception generation and sy	/st /* Branch,exception generation and sy	stem Instruction */
5	Compare _ Branch (immediate)	/* Compare _ Branch (immediate) */	
6	CBZ	cbz_W,	/* 0x3400000CBZ */
7	CBNZ	cbnz_W,	/* 0x35000000CBNZ */
8	CBZ	cbz_X,	/* 0xB400000CBZ */
9	CBNZ	cbnz_X,	/* 0xB5000000CBNZ */
10	Test bit & branch (immediate)	/* Test bit & branch (immediate) */	/* 0 0000000TD7 */
11	TBZ	tbz,	/* 0x36000000TBZ */
12	TBNZ	tbnz,	/* 0x37000000TBNZ */
13	Conditional branch (immediate)	/* Conditional branch (immediate) */	/* 0x5400000B cond */
14 15	B_cond Exception generation	b_cond, /* Exception generation */	/ 0x3400000B_colld /
16	// SVC	//svc,	/* 0xD4000001SVC */
17	// HVC		/* 0xD40000013VC //
		//hvc,	
18	// SMC BRK	//smc,	/* 0xD4000003SMC */ /* 0xD420000BRK */
19		brk,	
20		//hlt,	/* 0xD4400000HLT */
21	// DCPS1	//dcps1,	/* 0xD4A00001DCPS1
22	// DCPS2	//dcps2,	/* 0xD4A00002DCPS2
23	// DCPS3	//dcps3,	/* 0xD4A00003DCPS3
24	// System	/* System */	
25	// MSR	//msr_imm,	/* 0xD500401FMSR
26	// HINT	//hint,	/* 0xD503201FHINT */
27	// CLREX	//clrex,	/* 0xD503305FCLREX */
28	// DSB	//dsb,	/* 0xD503309FDSB */
29	// DMB	//dmb,	/* 0xD50330BFDMB */
30	// ISB	//isb,	/* 0xD50330DFISB */
31	// SYS	//sys,	/* 0xD5080000SYS */
32	// MSR	//msr,	/* 0xD5100000MSR */
33	// SYSL	//sysl,	/* 0xD5280000SYSL */
34	// MRS	//mrs,	/* 0xD530000MRS */
35	Unconditional branch (register)	/* Unconditional branch (register) */	. CABCCCCCCCCCC
36	BR	br,	/* 0xD61F0000BR */
37	BLR	blr,	/* 0xD63F0000BLR */

1	in_use Opcode	//Opcode	BINARY OI
38	RET	ret,	/* 0xD65F0000RET */
39	// ERET	//eret,	/* 0xD69F03E0ERET */
40	// DRPS	//drps,	/* 0xD6BF03E0DRPS */
41	// Unconditional branch (immediat	•	
42	// В	//b,	/* 0x1400000B */
43	// BL	//bl,	/* 0x9400000BL */
44	Loads and stores	/* Loads and stores */	
45	Load/store exclusive	/* Load/store exclusive */	
46	STXRB	stxrb,	/* 0x08000000STXRB */
47	STLXRB	stlxrb,	/* 0x08008000STLXRB */
48	LDXRB	ldxrb,	/* 0x08400000LDXRB */
49	LDAXRB	ldaxrb,	/* 0x08408000LDAXRB */
50	STLRB	stlrb,	/* 0x08808000STLRB */
51	LDARB	ldarb,	/* 0x08C08000LDARB */
52	STXRH	stxrh,	/* 0x48000000STXRH */
53	STLXRH	stlxrh,	/* 0x48008000STLXRH */
54	LDXRH	ldxrh,	/* 0x48400000LDXRH */
55	LDAXRH	ldaxrh,	/* 0x48408000LDAXRH */
56	STLRH	stlrh,	/* 0x48808000STLRH */
57	LDARH	ldarh,	/* 0x48C08000LDARH */
58	STXR	stxr_W,	/* 0x88000000STXR */
59	STLXR	stlxr_W,	/* 0x88008000STLXR */
60	STXP	stxp_W,	/* 0x88200000STXP */
61	STLXP	stlxp_W,	/* 0x88208000STLXP */
62	LDXR	ldxr_W,	/* 0x88400000LDXR */
63	LDAXR	Idaxr_W,	/* 0x88408000LDAXR */
64	LDXP	ldxp_W,	/* 0x88600000LDXP */
65	LDAXP	ldaxp_W,	/ UXOOUUUULDAAF
66	STLR	stlr_W,	/* 0x88808000STLR */
67	LDAR	ldar_W,	/* 0x88C08000LDAR */
68	STXR	stxr_X,	/* 0xC8000000STXR */
69 70	STLXR STXP	stlxr_X,	/* 0xC8008000STLXR */ /* 0xC8200000STXP */
70 71	STLXP	stxp_X,	/* 0xC8208000STLXP */
71 72	LDXR	stlxp_X, ldxr_X,	/* 0xC8400000LDXR */
72 73	LDAXR	ldaxr_X,	/* 0xC8408000LDAXR */
73 74	LDXP	Idaxix, Idxp_X,	/* 0xC860000LDXP */
/ 4	LD/II	ιαλρ_Λ,	, oxodoodolbai /

1	in_use Opcode	//Opcode	BINARY O
75	LDAXP	ldaxp_X,	/* 0xC8608000LDAXP */
76	STLR	stlr_X,	/* 0xC8808000STLR */
77	LDAR	ldar_X,	/* 0xC8C08000LDAR */
78	Load register (literal)	/* Load register (literal) */	
79	LDR	ldr_W,	/* 0x18000000LDR */
80	LDR	ldr_S,	/* 0x1C000000LDR */
81	LDR	ldr_X,	/* 0x5800000LDR */
82	LDR	ldr_D,	/* 0x5C000000LDR */
83	LDRSW	ldrsw,	/* 0x98000000LDRSW */
84	LDR	ldr_Q,	/* 0x9C00000LDR */
85	PRFM	prfm,	/* 0xD8000000PRFM */
86	Load/store no-allocate pair (offset)	/* Load/store no-allocate pair (offset) *	1
87	STNP	stnp_W,	/* 0x28000000STNP */
88	LDNP	ldnp_W,	/* 0x28400000LDNP */
89	STNP	stnp_S,	/* 0x2C000000STNP */
90	LDNP	ldnp_S,	/* 0x2C400000LDNP */
91	STNP	stnp_D,	/* 0x6C000000STNP */
92	LDNP	ldnp_D,	/* 0x6C400000LDNP */
93	STNP	stnp_X,	/* 0xA800000STNP */
94	LDNP	Idnp_X,	/* 0xA840000LDNP */
95	STNP	stnp_Q,	/* 0xAC00000STNP */
96	LDNP	ldnp_Q,	/* 0xAC40000LDNP */
97	Load/store register pair (post-indexed)	/* Load/store register pair (post-indexe	ed) */
98	STP	stp_post_W,	/* 0x28800000STP */
99	LDP	ldp_post_W,	/* 0x28C00000LDP */
100	STP	stp_post_S,	/* 0x2C800000STP */
101	LDP	ldp_post_S,	/* 0x2CC00000LDP */
102	LDPSW	ldpsw_post,	/* 0x68C00000LDPSW
103	STP	stp_post_D,	/* 0x6C800000STP */
104	LDP	ldp_post_D,	/* 0x6CC00000LDP */
105	STP	stp_post_X,	/* 0xA8800000STP */
106	LDP	ldp_post_X,	/* 0xA8C00000LDP */
107	STP	stp_post_Q,	/* 0xAC800000STP */
108	LDP	ldp_post_Q,	/* 0xACC00000LDP *
109	Load/store register pair (offset)	/* Load/store register pair (offset) */	

1	in_use	Opcode	//Opcode	BINARY	Ol
110		STP	stp_off_W,	/* 0x29000000STP	*/
111		LDP	ldp_off_W,	/* 0x29400000LDP	*/
112		STP	stp_off_S,	/* 0x2D000000STP	*/
113		LDP	ldp_off_S,	/* 0x2D400000LDP	*/
114		LDPSW	ldpsw_off,	/* 0x69400000LDPSW	*
115		STP	stp_off_D,	/* 0x6D000000STP	*/
116		LDP	ldp_off_D,	/* 0x6D400000LDP	*/
117		STP	stp_off_X,	/* 0xA900000STP	*/
118		LDP	ldp_off_X,	/* 0xA940000LDP	*/
119		STP	stp_off_Q,	/* 0xAD000000STP	*/
120		LDP	ldp_off_Q,	/* 0xAD400000LDP	*/
121	Lo	ad/store register pair (pre-indexed)	/* Load/store register pair (pre-indexed) */		
122		STP	stp_pre_W,	/* 0x29800000STP	*/
123		LDP	ldp_pre_W,	/* 0x29C00000LDP	*/
124		STP	stp_pre_S,	/* 0x2D800000STP	*/
125		LDP	ldp_pre_S,	/* 0x2DC00000LDP	*/
126		LDPSW	ldpsw_pre,	/* 0x69C00000LDPSW	
127		STP	stp_pre_D,	/* 0x6D800000STP	*/
128		LDP	ldp_pre_D,	/* 0x6DC00000LDP	*/
129		STP	stp_pre_X,	/* 0xA9800000STP	*/
130		LDP	ldp_pre_X,	/* 0xA9C00000LDP	*/
131		STP	stp_pre_Q,	/* 0xAD800000STP	*/
132		LDP	ldp_pre_Q,	/* 0xADC00000LDP	*,
133	Lo	ad/store register (unscaled immediate)	/* Load/store register (unscaled immediate		
134		STURB	sturb,	/* 0x38000000STURB	*/
135		LDURB	ldurb,	/* 0x38400000LDURB	*/
136		LDURSB	ldursb_X,	/* 0x38800000LDURSB	1
137		LDURSB	ldursb_W,	/* 0x38C00000LDURS	В
138		STUR	stur_B,	/* 0x3C000000STUR	*/
139		LDUR	ldur_B,	/* 0x3C400000LDUR	*/
140		STUR	stur_Q,	/* 0x3C800000STUR	*/
141		LDUR	ldur_Q,	/* 0x3CC00000LDUR	*/
142		STURH	sturh,	/* 0x78000000STURH	*/
143		LDURH	ldurh,	/* 0x78400000LDURH	*/
144		LDURSH	ldursh_X,	/* 0x78800000LDURSH	
145		LDURSH	ldursh_W,	/* 0x78C00000LDURS	
146		STUR	stur_H,	/* 0x7C000000STUR	*/
147		LDUR	ldur_H,	/* 0x7C400000LDUR	*/

1	in_use	Opcode	//Opcode	BINARY OI
148		STUR	stur_W,	/* 0xB8000000STUR */
149		LDUR	ldur_W,	/* 0xB8400000LDUR */
150		LDURSW	ldursw,	/* 0xB8800000LDURSW *
151		STUR	stur_S,	/* 0xBC000000STUR */
152		LDUR	ldur_S,	/* 0xBC400000LDUR */
153		STUR	stur_X,	/* 0xF8000000STUR */
154		LDUR	ldur_X,	/* 0xF8400000LDUR */
155		PRFUM	prfum,	/* 0xF8800000PRFUM */
156		STUR	stur_D,	/* 0xFC000000STUR */
157		LDUR	ldur_D,	/* 0xFC400000LDUR */
158	Lo	oad/store register (immediate post-index	€ /* Load/store register (immediate post-in	
159		STRB	strb_post,	/* 0x38000400STRB */
160		LDRB	ldrb_post,	/* 0x38400400LDRB */
161		LDRSB	ldrsb_post_X,	/* 0x38800400LDRSB
162		LDRSB	ldrsb_post_W,	/* 0x38C00400LDRSB
163		STR	str_post_B,	/* 0x3C000400STR */
164		LDR	ldr_post_B,	/* 0x3C400400LDR */
165		STR	str_post_Q,	/* 0x3C800400STR */
166		LDR	ldr_post_Q,	/* 0x3CC00400LDR */
167		STRH	strh_post,	/* 0x78000400STRH */
168		LDRH	ldrh_post,	/* 0x78400400LDRH */
169		LDRSH	ldrsh_post_X,	/* 0x78800400LDRSH
170		LDRSH	ldrsh_post_W,	/* 0x78C00400LDRSH
171		STR	str_post_H,	/* 0x7C000400STR */
172		LDR	ldr_post_H,	/* 0x7C400400LDR */
173		STR	str_post_W,	/* 0xB8000400STR */
174		LDR	ldr_post_W,	/* 0xB8400400LDR */
175		LDRSW	ldrsw_post,	/* 0xB8800400LDRSW
176		STR	str_post_S,	/* 0xBC000400STR */
177		LDR	ldr_post_S,	/* 0xBC400400LDR */
178		STR	str_post_X,	/* 0xF8000400STR */
179		LDR	ldr_post_X,	/* 0xF8400400LDR */
180		STR	str_post_D,	/* 0xFC000400STR */
181		LDR	ldr_post_D,	/* 0xFC400400LDR */
182	Lo	pad/store register (unprivileged)	/* Load/store register (unprivileged) */	
183		STTRB	sttrb,	/* 0x38000800STTRB */
184		LDTRB	ldtrb,	/* 0x38400800LDTRB */
185		LDTRSB	ldtrsb_X,	/* 0x38800800LDTRSB */

1	in_use	Opcode	//Opcode	BINARY O
186		LDTRSB	ldtrsb_W,	/* 0x38C00800LDTRSB
187		STTRH	sttrh,	/* 0x78000800STTRH */
188		LDTRH	ldtrh,	/* 0x78400800LDTRH */
189		LDTRSH	ldtrsh_X,	/* 0x78800800LDTRSH *.
190		LDTRSH	ldtrsh_W,	/* 0x78C00800LDTRSH
191		STTR	sttr_W,	/* 0xB8000800STTR */
192		LDTR	ldtr_W,	/* 0xB8400800LDTR */
193		LDTRSW	ldtrsw,	/* 0xB8800800LDTRSW */
194		STTR	sttr_X,	/* 0xF8000800STTR */
195		LDTR	ldtr_X,	/* 0xF8400800LDTR */
196	Lo	oad/store register (immediate pre-indexe	c /* Load/store register (immediate pre-inc	lexed) */
197		STRB	strb_pre,	/* 0x38000C00STRB */
198		LDRB	ldrb_pre,	/* 0x38400C00LDRB */
199		LDRSB	ldrsb_pre_X,	/* 0x38800C00LDRSB
200		LDRSB	ldrsb_pre_W,	/* 0x38C00C00LDRSB
201		STR	str_pre_B,	/* 0x3C000C00STR */
202		LDR	ldr_pre_B,	/* 0x3C400C00LDR */
203		STR	str_pre_Q,	/* 0x3C800C00STR */
204		LDR	ldr_pre_Q,	/* 0x3CC00C00LDR */
205		STRH	strh_pre,	/* 0x78000C00STRH */
206		LDRH	ldrh_pre,	/* 0x78400C00LDRH */
207		LDRSH	ldrsh_pre_X,	/* 0x78800C00LDRSH
208		LDRSH	ldrsh_pre_W,	/* 0x78C00C00LDRSH
209		STR	str_pre_H,	/* 0x7C000C00STR */
210		LDR	ldr_pre_H,	/* 0x7C400C00LDR */
211		STR	str_pre_W,	/* 0xB8000C00STR */
212		LDR	ldr_pre_W,	/* 0xB8400C00LDR */
213		LDRSW	ldrsw_pre,	/* 0xB8800C00LDRSW
214		STR	str_pre_S,	/* 0xBC000C00STR */
215		LDR	ldr_pre_S,	/* 0xBC400C00LDR */
216		STR	str_pre_X,	/* 0xF8000C00STR */
217		LDR	ldr_pre_X,	/* 0xF8400C00LDR */
218		STR	str_pre_D,	/* 0xFC000C00STR */
219		LDR	ldr_pre_D,	/* 0xFC400C00LDR */
220	Lo	pad/store register (register offset)	/* Load/store register (register offset) */	
221		STRB	strb_off,	/* 0x38200800STRB */
222		LDRB	ldrb_off,	/* 0x38600800LDRB */
223		LDRSB	ldrsb_off_X,	/* 0x38A00800LDRSB '

1	in_use	Opcode	//Opcode	BINARY O
224		LDRSB	ldrsb_off_W,	/* 0x38E00800LDRSB
225		STR	str_off_B,	/* 0x3C200800STR */
226		LDR	ldr_off_B,	/* 0x3C600800LDR */
227		STR	str_off_Q,	/* 0x3CA00800STR */
228		LDR	ldr_off_Q,	/* 0x3CE00800LDR */
229		STRH	strh_off,	/* 0x78200800STRH */
230		LDRH	ldrh_off,	/* 0x78600800LDRH */
231		LDRSH	ldrsh_off_X,	/* 0x78A00800LDRSH
232		LDRSH	ldrsh_off_W,	/* 0x78E00800LDRSH
233		STR	str_off_H,	/* 0x7C200800STR */
234		LDR	ldr_off_H,	/* 0x7C600800LDR */
235		STR	str_off_W,	/* 0xB8200800STR */
236		LDR	ldr_off_W,	/* 0xB8600800LDR */
237		LDRSW	ldrsw_off,	/* 0xB8A00800LDRSW *
238		STR	str_off_S,	/* 0xBC200800STR */
239		LDR	ldr_off_S,	/* 0xBC600800LDR */
240		STR	str_off_D,	/* 0xF8200800STR */
241		LDR	ldr_off_D,	/* 0xF8600800LDR */
243		STR	str_off_D,	/* 0xFC200800STR */
244		LDR	ldr_off_D,	/* 0xFC600800LDR */
242		PRFM	prfm_off,	/* 0xF8A00800PRFM */
245	Lo	pad/store register (unsigned immediate)	/* Load/store register (unsigned immedia	•
246		STRB	strb_imm,	/* 0x39000000STRB */
247		LDRB	ldrb_imm,	/* 0x39400000LDRB */
248		LDRSB	ldrsb_imm_X,	/* 0x39800000LDRSB
249		LDRSB	ldrsb_imm_W,	/* 0x39C00000LDRSB
250		STR	str_imm_B,	/* 0x3D000000STR */
251		LDR	ldr_imm_B,	/* 0x3D400000LDR */
252		STR	str_imm_Q,	/* 0x3D800000STR */
253		LDR	ldr_imm_Q,	/* 0x3DC00000LDR *
254		STRH	strh_imm,	/* 0x79000000STRH */
255		LDRH	ldrh_imm,	/* 0x79400000LDRH */
256		LDRSH	ldrsh_imm_X,	/* 0x79800000LDRSH
257		LDRSH	ldrsh_imm_W,	/* 0x79C00000LDRSH
258		STR	str_imm_H,	/* 0x7D000000STR */
259		LDR	ldr_imm_H,	/* 0x7D40000LDR */
260		STR	str_imm_W,	/* 0xB900000STR *
261		LDR	ldr_imm_W,	/* 0xB9400000LDR *

1	in_use Opcode	//Opcode	BINARY OI
262	LDRSW	ldrsw_imm,	/* 0xB9800000LDRSW
263	STR	str_imm_S,	/* 0xBD00000STR */
264	LDR	ldr_imm_S,	/* 0xBD40000LDR */
265	STR	str_imm_X,	/* 0xF900000STR */
266	LDR	ldr_imm_X,	/* 0xF9400000LDR */
268	STR	str_imm_D,	/* 0xFD00000STR */
269	LDR	ldr_imm_D,	/* 0xFD40000LDR */
267	PRFM	prfm_imm,	/* 0xF9800000PRFM *
270	Data processing – Immediate	/* Data processing – Immediate */	
271	PC-rel. addressing	/* PC-rel. addressing */	
272	ADR	adr,	/* 0x10000000ADR */
273	ADRP	adrp,	/* 0x90000000ADRP */
274	Add/subtract (immediate)	/* Add/subtract (immediate) */	
275	ADD	add_imm_W,	/* 0x11000000ADD
276	ADDS	adds_imm_W,	/* 0x31000000ADDS
277	SUB	sub_imm_W,	/* 0x51000000SUB
278	SUBS	subs_imm_W,	/* 0x71000000SUBS
279	ADD	add_imm_X,	/* 0x9100000ADD
280	ADDS	adds_imm_X,	/* 0xB1000000ADDS
281	SUB	sub_imm_X,	/* 0xD100000SUB
282	SUBS	subs_imm_X,	/* 0xF1000000SUBS
283	Logical (immediate)	/* Logical (immediate) */	
284	AND	and_imm_W,	/* 0x12000000AND
285	ORR	orr_imm_W,	/* 0x32000000ORR
286	EOR	eor_imm_W,	/* 0x52000000EOR
287	ANDS	ands_imm_W,	/* 0x72000000ANDS
288	AND	and_imm_X,	/* 0x9200000AND
289	ORR	orr_imm_X,	/* 0xB2000000ORR *
290	EOR	eor_imm_X,	/* 0xD200000EOR
291	ANDS	ands_imm_X,	/* 0xF2000000ANDS
292	Move wide (immediate)	/* Move wide (immediate) */	
293	MOVN	movn_W,	/* 0x12800000MOVN
294	MOVZ	movz_W,	/* 0x5280000MOVZ *
295	MOVK	movk_W,	/* 0x72800000MOVK
296	MOVN	movn_X,	/* 0x92800000MOVN *
297	MOVZ	movz_X,	/* 0xD2800000MOVZ *
298	MOVK	movk_X,	/* 0xF2800000MOVK
299	Bitfield	/* Bitfield */	

1	in_use Opcode	//Opcode	BINARY OI
300	SBFM	sbfm_W,	/* 0x13000000SBFM */
301	BFM	bfm_W,	/* 0x3300000BFM */
302	UBFM	ubfm_W,	/* 0x5300000UBFM *.
303	SBFM	sbfm_X,	/* 0x93400000SBFM */
304	BFM	bfm_X,	/* 0xB3400000BFM */
305	UBFM	ubfm_X,	/* 0xD3400000UBFM */
306	Extract	/* Extract */	
307	EXTR	extr_W,	/* 0x13800000EXTR */
308	EXTR	extr_X,	/* 0x93C00000EXTR */
309	Data Processing – register	/* Data Processing – register */	
310	Logical (shifted register)	/* Logical (shifted register) */	
311	AND	and_W,	/* 0x0A000000AND */
312	BIC	bic_W,	/* 0x0A200000BIC */
313	ORR	orr_W,	/* 0x2A000000ORR */
314	ORN	orn_W,	/* 0x2A200000ORN */
315	EOR	eor_W,	/* 0x4A000000EOR */
316	EON	eon_W,	/* 0x4A200000EON */
317	ANDS	ands_W,	/* 0x6A000000ANDS *.
318	BICS	bics_W,	/* 0x6A200000BICS */
319	AND	and_X,	/* 0x8A000000AND */
320	BIC	bic_X,	/* 0x8A200000BIC */
321	ORR	orr_X,	/* 0xAA000000RR */
322	ORN	orn_X,	/* 0xAA200000ORN */
323	EOR	eor_X,	/* 0xCA00000EOR */
324	EON	eon_X,	/* 0xCA200000EON */
325	ANDS	ands_X,	/* 0xEA000000ANDS */
326	BICS	bics_X,	/* 0xEA200000BICS */
327	Add/subtract (shifted register)	/* Add/subtract (shifted register) */	
328	ADD	add_W,	/* 0x0B000000ADD */
329	ADDS	adds_W,	/* 0x2B000000ADDS *.
330	SUB	sub_W,	/* 0x4B00000SUB */
331	SUBS	subs_W,	/* 0x6B000000SUBS */
332	ADD	add_X,	/* 0x8B000000ADD */
333	ADDS	adds_X,	/* 0xAB000000ADDS */
334	SUB	sub_X,	/* 0xCB000000SUB */
335	SUBS	subs_X,	/* 0xEB000000SUBS */
336	Add/subtract (extended register)	/* Add/subtract (extended register) */	
337	ADD	add_ext_W,	/* 0x0B200000ADD

1	in_use Opcode	//Opcode	BINARY O
338	ADDS	adds_ext_W,	/* 0x2B200000ADDS
339	SUB	sub_ext_W,	/* 0x4B200000SUB
340	SUBS	subs_ext_W,	/* 0x6B200000SUBS
341	ADD	add_ext_X,	/* 0x8B200000ADD */
342	ADDS	adds_ext_X,	/* 0xAB200000ADDS
343	SUB	sub_ext_X,	/* 0xCB200000SUB */
344	SUBS	subs_ext_X,	/* 0xEB200000SUBS
345	Add/subtract (with carry)	/* Add/subtract (with carry) */	
346	ADC	adc_W,	/* 0x1A000000ADC */
347	ADCS	adcs_W,	/* 0x3A000000ADCS */
348	SBC	sbc_W,	/* 0x5A000000SBC */
349	SBCS	sbcs_W,	/* 0x7A000000SBCS */
350	ADC	adc_X,	/* 0x9A00000ADC */
351	ADCS	adcs_X,	/* 0xBA000000ADCS */
352	SBC	sbc_X,	/* 0xDA000000SBC */
353	SBCS	sbcs_X,	/* 0xFA000000SBCS */
354	Conditional compare (register)	/* Conditional compare (register) */	
355	CCMN	ccmn_W,	/* 0x3A40000CCMN
356	CCMN	ccmn_X,	/* 0xBA400000CCMN *
357	CCMP	ccmp_W,	/* 0x7A40000CCMP
358	CCMP	ccmp_X,	/* 0xFA400000CCMP *
359	Conditional compare (immediate)	<pre>/* Conditional compare (immediate) */</pre>	
360	CCMN	ccmn_imm_W,	/* 0x3A400800CCMN
361	CCMN	ccmn_imm_X,	/* 0xBA400800CCMN
362	CCMP	ccmp_imm_W,	/* 0x7A400800CCMP
363	CCMP	ccmp_imm_X,	/* 0xFA400800CCMP
364	Conditional select	/* Conditional select */	
365	CSEL	csel_W,	/* 0x1A800000CSEL */
366	CSINC	csinc_W,	/* 0x1A800400CSINC */
367	CSINV	csinv_W,	/* 0x5A800000CSINV */
368	CSNEG	csneg_W,	/* 0x5A800400CSNEG
369	CSEL	csel_X,	/* 0x9A800000CSEL */
370	CSINC	csinc_X,	/* 0x9A800400CSINC */
371	CSINV	csinv_X,	/* 0xDA800000CSINV */
372	CSNEG	csneg_X,	/* 0xDA800400CSNEG
373	Data-processing (3 source)	/* Data-processing (3 source) */	
374	MADD	madd_W,	/* 0x1B000000MADD
375	MADD	madd_X,	/* 0x9B000000MADD

1 in_use	Opcode	//Opcode	BINARY OI
376	SMADDL	smaddl,	/* 0x9B200000SMADDL
377	UMADDL	umaddl,	/* 0x9BA00000UMADDL
378	MSUB	msub_W,	/* 0x1B008000MSUB
379	MSUB	msub_X,	/* 0x9B008000MSUB
380	SMSUBL	smsubl,	/* 0x9B208000SMSUBL '
381	UMSUBL	umsubl,	/* 0x9BA08000UMSUBL
382	SMULH	smulh,	/* 0x9B400000SMULH */
383	UMULH	umulh,	/* 0x9BC00000UMULH *.
384 [Data-processing (2 source)	/* Data-processing (2 source) */	
385	CRC32X	crc32x,	/* 0x9AC04C00CRC32X
386	CRC32CX	crc32cx,	/* 0x9AC05C00CRC32CX
387	CRC32B	crc32b,	/* 0x1AC04000CRC32B *
388	CRC32CB	crc32cb,	/* 0x1AC05000CRC32CB
389	CRC32H	crc32h,	/* 0x1AC04400CRC32H *
390	CRC32CH	crc32ch,	/* 0x1AC05400CRC32CH
391	CRC32W	crc32w,	/* 0x1AC04800CRC32W
392	CRC32CW	crc32cw,	/* 0x1AC05800CRC32CW
393	UDIV	udiv_W,	/* 0x1AC00800UDIV */
394	UDIV	udiv_X,	/* 0x9AC00800UDIV */
395	SDIV	sdiv_W,	/* 0x1AC00C00SDIV */
396	SDIV	sdiv_X,	/* 0x9AC00C00SDIV */
397	LSLV	lslv_W,	/* 0x1AC02000LSLV */
398	LSLV	lslv_X,	/* 0x9AC02000LSLV */
399	LSRV	lsrv_W,	/* 0x1AC02400LSRV */
400	LSRV	Isrv_X,	/* 0x9AC02400LSRV */
401	ASRV	asrv_W,	/* 0x1AC02800ASRV */
402	ASRV	asrv_X,	/* 0x9AC02800ASRV */
403	RORV	rorv_W,	/* 0x1AC02C00RORV */
404	RORV	rorv_X,	/* 0x9AC02C00RORV */
	Data-processing (1 source)	/* Data-processing (1 source) */	
406	RBIT	rbit_W,	/* 0x5AC00000RBIT */
407	RBIT	rbit_X,	/* 0xDAC00000RBIT */
408	CLZ	clz_W,	/* 0x5AC01000CLZ */
409	CLZ	clz_X,	/* 0xDAC01000CLZ */
410	CLS	cls_W,	/* 0x5AC01400CLS */
411	CLS	cls_X,	/* 0xDAC01400CLS */
412	REV	rev_W,	/* 0x5AC00800REV */
413	REV	rev_X,	/* 0xDAC00C00REV */

1	in_use Opcode	//Opcode	BINARY OI
414	REV16	= '	xDAC00400REV16
415	REV16	<u> </u>	* 5AC00400REV16 *
416	REV32	•	AC00800REV32 */
417		p /* Data Processing – SIMD and floating point */	
418	• • • • • • • • • • • • • • • • • • • •	/* Floating-point<->fixed-point conversions */	
419		//ARM64Op_scvtf_scalar_fixed_point_32_bit_to	
420		//ARM64Op_ucvtf_scalar_fixed_point_32_bit_to	
421		//ARM64Op_fcvtzs_scalar_fixed_point_Single_p	
422		//ARM64Op_fcvtzu_scalar_fixed_point_Single_p	
423		//ARM64Op_scvtf_scalar_fixed_point_32_bit_to	
424		//ARM64Op_ucvtf_scalar_fixed_point_32_bit_to	-
425		//ARM64Op_fcvtzs_scalar_fixed_point_Double_	
426		//ARM64Op_fcvtzu_scalar_fixed_point_Double_	precision_to_32_bit, /
427		//ARM64Op_scvtf_scalar_fixed_point_64_bit_to	_single_precision, /* (
428		//ARM64Op_ucvtf_scalar_fixed_point_64_bit_to	_single_precision, /* (
429		//ARM64Op_fcvtzs_scalar_fixed_point_Single_p	recision_to_64_bit, /*
430		//ARM64Op_fcvtzu_scalar_fixed_point_Single_p	recision_to_64_bit, /*
431	<pre>// SCVTF</pre>	//ARM64Op_scvtf_scalar_fixed_point_64_bit_to	_double_precision, /*
432	// UCVTF	//ARM64Op_ucvtf_scalar_fixed_point_64_bit_to	_double_precision, /*
433	<pre>// FCVTZS</pre>	//ARM64Op_fcvtzs_scalar_fixed_point_Double_	precision_to_64_bit, /
434	<i>II</i> FCVTZU	//ARM64Op_fcvtzu_scalar_fixed_point_Double_	precision_to_64_bit, /
435	// Floating-point conditional compare	/* Floating-point conditional compare */	
436	// FCCMP	//ARM64Op_fccmp_Single_precision,	/* 0x1E2004(
437	// FCCMPE	//ARM64Op_fccmpe_Single_precision,	/* 0x1E2004
438	// FCCMP	//ARM64Op_fccmp_Double_precision,	/* 0x1E6004
439	// FCCMPE	//ARM64Op_fccmpe_Double_precision,	/* 0x1E600 ₄
440	// Floating-point data-processing (2 source)	/* Floating-point data-processing (2 source) */	
441	// FMUL	//ARM64Op_fmul_scalar_Single_precision,	/* 0x1E200
442	<i>II</i> FDIV	//ARM64Op_fdiv_scalar_Single_precision,	/* 0x1E2018
443	<i>II</i> FADD	//ARM64Op_fadd_scalar_Single_precision,	/* 0x1E202
444	<i>II</i> FSUB	//ARM64Op_fsub_scalar_Single_precision,	/* 0x1E203
445	// FMAX	//ARM64Op_fmax_scalar_Single_precision,	/* 0x1E204
446	// FMIN	//ARM64Op_fmin_scalar_Single_precision,	/* 0x1E205
447	// FMAXNM	//ARM64Op_fmaxnm_scalar_Single_precision,	/* 0x1E2

1	in_use	Opcode	//Opcode	BINARY OI
448	<i>II</i>	FMINNM	//ARM64Op_fminnm_scalar_Single_precision,	/* 0x1E20
449	<i>II</i>	FNMUL	//ARM64Op_fnmul_Single_precision,	/* 0x1E20880
450	<i>II</i>	FMUL	//ARM64Op_fmul_scalar_Double_precision,	/* 0x1E60(
451	<i>II</i>	FDIV	//ARM64Op_fdiv_scalar_Double_precision,	/* 0x1E601
452	<i>II</i>	FADD	//ARM64Op_fadd_scalar_Double_precision,	/* 0x1E60;
453	<i>II</i>	FSUB	//ARM64Op_fsub_scalar_Double_precision,	/* 0x1E600
454	<i>II</i>	FMAX	//ARM64Op_fmax_scalar_Double_precision,	/* 0x1E60
455	<i>II</i>	FMIN	//ARM64Op_fmin_scalar_Double_precision,	/* 0x1E60
456		FMAXNM	//ARM64Op_fmaxnm_scalar_Double_precision,	/* 0x1E€
457	<i>II</i>	FMINNM	//ARM64Op_fminnm_scalar_Double_precision,	/* 0x1E6
458		FNMUL	//ARM64Op_fnmul_Double_precision,	/* 0x1E6088
459		pating-point conditional select	/* Floating-point conditional select */	
460		FCSEL	//ARM64Op_fcsel_Single_precision,	/* 0x1E200C00
461		FCSEL	//ARM64Op_fcsel_Double_precision,	/* 0x1E600C0
462		pating-point immediate	/* Floating-point immediate */	
463		FMOV	$/\!/ ARM64Op_fmov_scalar_immediate_Single_precision,$	/* 0x′
464	<i>II</i>	FMOV	//ARM64Op_fmov_scalar_immediate_Double_precision	, /* 0x
465		pating-point compare	/* Floating-point compare */	
466		FCMP	//ARM64Op_fcmp_Single_precision,	/* 0x1E20200
467		FCMP	//ARM64Op_fcmp_Single_precision_zero,	/* 0x1E202
468		FCMPE	//ARM64Op_fcmpe_Single_precision,	/* 0x1E2020 ⁻
469		FCMPE	//ARM64Op_fcmpe_Single_precision_zero,	/* 0x1E202
470		FCMP	//ARM64Op_fcmp_Double_precision,	/* 0x1E6020
471		FCMP	//ARM64Op_fcmp_Double_precision_zero,	/* 0x1E60
472		FCMPE	//ARM64Op_fcmpe_Double_precision,	/* 0x1E6020
473		FCMPE	//ARM64Op_fcmpe_Double_precision_zero,	/* 0x1E60
474		pating-point data-processing (1 source)	/* Floating-point data-processing (1 source) */	
475		FMOV	//ARM64Op_fmov_register_Single_precision,	/* 0x1E20 ₄
476		FABS	//ARM64Op_fabs_scalar_Single_precision,	/* 0x1E20C
477		FNEG	//ARM64Op_fneg_scalar_Single_precision,	/* 0x1E214
478		FSQRT	//ARM64Op_fsqrt_scalar_Single_precision,	/* 0x1E21C
479		FCVT	//ARM64Op_fcvt_Single_precision_to_double_precision	
480		FCVT	//ARM64Op_fcvt_Single_precision_to_half_precision,	/* 0x1E2
481	<i>II</i>	FRINTN	//ARM64Op_frintn_scalar_Single_precision,	/* 0x1E244(

1 in_u	se Opcode	//Opcode B	INARY	OI
482 //	FRINTP	//ARM64Op_frintp_scalar_Single_precision,	/* 0x1E	24C
483 //	FRINTM	//ARM64Op_frintm_scalar_Single_precision,	/* 0x1E	254
484 <i> </i>	FRINTZ	//ARM64Op_frintz_scalar_Single_precision,	/* 0x1E	25C(
485 //	FRINTA	//ARM64Op_frinta_scalar_Single_precision,	/* 0x1E	264(
486 <i> </i>	FRINTX	//ARM64Op_frintx_scalar_Single_precision,	/* 0x1E	274(
487 	FRINTI	//ARM64Op_frinti_scalar_Single_precision,	/* 0x1E2	27C0
488 <i> </i>	FMOV	//ARM64Op_fmov_register_Double_precision,	/* 0x1	1E60
489 //	FABS	//ARM64Op_fabs_scalar_Double_precision,	/* 0x1	E60(
490 <i> </i>	FNEG	//ARM64Op_fneg_scalar_Double_precision,	/* 0x1	E61 [,]
491 //	FSQRT	//ARM64Op_fsqrt_scalar_Double_precision,	/* 0x1E	E61C
492 	FCVT	//ARM64Op_fcvt_Double_precision_to_single_precision,	/*	0x1
493 <i> </i>	FCVT	//ARM64Op_fcvt_Double_precision_to_half_precision,	/* (0x1E
494 //	FRINTN	//ARM64Op_frintn_scalar_Double_precision,	/* 0x1E	E644
495 //	FRINTP	//ARM64Op_frintp_scalar_Double_precision,	/* 0x1E	E64C
496 //	FRINTM	//ARM64Op_frintm_scalar_Double_precision,	/* 0x1	E65 ⁴
497 	FRINTZ	//ARM64Op_frintz_scalar_Double_precision,	/* 0x1E	E65C
498 <i> </i>	FRINTA	//ARM64Op_frinta_scalar_Double_precision,	/* 0x1E	E664
499 <i> </i>	FRINTX	//ARM64Op_frintx_scalar_Double_precision,	/* 0x1E	- 674
₅₀₀ //	FRINTI	//ARM64Op_frinti_scalar_Double_precision,	/* 0x1E	67C
501 //	FCVT	//ARM64Op_fcvt_Half_precision_to_single_precision,	/* 0	x1EI
502 //	FCVT	//ARM64Op_fcvt_Half_precision_to_double_precision,	/* (0x1E
₅₀₃ //	Floating-point<->integer cor	nversions /* Floating-point<->integer conversions */		
504 //	FCVTNS	//ARM64Op_fcvtns_scalar_Single_precision_to_32_bit,	/*	0x1E
₅₀₅ //	FCVTNU	//ARM64Op_fcvtnu_scalar_Single_precision_to_32_bit,	/*	0x1E
₅₀₆ //	SCVTF	//ARM64Op_scvtf_scalar_integer_32_bit_to_single_preci	sion,	/* 0x
507 //	UCVTF	//ARM64Op_ucvtf_scalar_integer_32_bit_to_single_preci	sion,	/* 0x
₅₀₈ //	FCVTAS	//ARM64Op_fcvtas_scalar_Single_precision_to_32_bit,	/*	0x1E
509 //	FCVTAU	//ARM64Op_fcvtau_scalar_Single_precision_to_32_bit,	/*	0x1E
510 //	FMOV	//ARM64Op_fmov_general_Single_precision_to_32_bit,	/*	* 0x1
511 //	FMOV	//ARM64Op_fmov_general_32_bit_to_single_precision,	/*	0x1
512 //	FCVTPS	//ARM64Op_fcvtps_scalar_Single_precision_to_32_bit,	/*	0x1E
513 //	FCVTPU	//ARM64Op_fcvtpu_scalar_Single_precision_to_32_bit,		0x1E
514 //	FCVTMS	//ARM64Op_fcvtms_scalar_Single_precision_to_32_bit,		0x1
515 //	FCVTMU	//ARM64Op_fcvtmu_scalar_Single_precision_to_32_bit,	/*	0x1

1 in_use	Opcode	//Opcode	BINARY OI
516 //	FCVTZS	//ARM64Op_fcvtzs_scalar_integer_Single_precision_to	o_32_bit, /* 0
517 //	FCVTZU	//ARM64Op_fcvtzu_scalar_integer_Single_precision_to	o_32_bit, /* 0
518 //	FCVTNS	//ARM64Op_fcvtns_scalar_Double_precision_to_32_b	it, /* 0x1
519 //	FCVTNU	//ARM64Op_fcvtnu_scalar_Double_precision_to_32_b	it, /* 0x1
520 //	SCVTF	//ARM64Op_scvtf_scalar_integer_32_bit_to_double_pr	recision, /* 0
521 //	UCVTF	//ARM64Op_ucvtf_scalar_integer_32_bit_to_double_p	recision, /* 0
522 //	FCVTAS	//ARM64Op_fcvtas_scalar_Double_precision_to_32_b	it, /* 0x1
523 //	FCVTAU	//ARM64Op_fcvtau_scalar_Double_precision_to_32_b	it, /* 0x1
524 //	FCVTPS	//ARM64Op_fcvtps_scalar_Double_precision_to_32_b	it, /* 0x1
525 //	FCVTPU	//ARM64Op_fcvtpu_scalar_Double_precision_to_32_b	it, /* 0x1
526 //	FCVTMS	//ARM64Op_fcvtms_scalar_Double_precision_to_32_b	oit, /* 0x ⁻
527 //	FCVTMU	//ARM64Op_fcvtmu_scalar_Double_precision_to_32_k	oit, /* 0x ⁻
528 //	FCVTZS	//ARM64Op_fcvtzs_scalar_integer_Double_precision_f	to_32_bit, /* (
529 //	FCVTZU	//ARM64Op_fcvtzu_scalar_integer_Double_precision_	to_32_bit, /* (
530 //	FCVTNS	//ARM64Op_fcvtns_scalar_Single_precision_to_64_bit	, /* 0x9E
531 //	FCVTNU	//ARM64Op_fcvtnu_scalar_Single_precision_to_64_bit	., /* 0x9E
532 //	SCVTF	//ARM64Op_scvtf_scalar_integer_64_bit_to_single_pre	ecision, /* 0x
533 //	UCVTF	//ARM64Op_ucvtf_scalar_integer_64_bit_to_single_pro	ecision, /* 0x
534 //	FCVTAS	//ARM64Op_fcvtas_scalar_Single_precision_to_64_bit	, /* 0x9E
535 //	FCVTAU	//ARM64Op_fcvtau_scalar_Single_precision_to_64_bit	., /* 0x9E
536 //	FCVTPS	//ARM64Op_fcvtps_scalar_Single_precision_to_64_bit	, /* 0x9E
537 //	FCVTPU	//ARM64Op_fcvtpu_scalar_Single_precision_to_64_bit	., /* 0x9E
538 //	FCVTMS	//ARM64Op_fcvtms_scalar_Single_precision_to_64_bi	t, /* 0x9
539 //	FCVTMU	//ARM64Op_fcvtmu_scalar_Single_precision_to_64_bi	t, /* 0x9
540 //	FCVTZS	//ARM64Op_fcvtzs_scalar_integer_Single_precision_to	o_64_bit, /* 0
541 //	FCVTZU	//ARM64Op_fcvtzu_scalar_integer_Single_precision_to	o_64_bit, /* 0
542 //	FCVTNS	//ARM64Op_fcvtns_scalar_Double_precision_to_64_b	it, /* 0x9
543 //	FCVTNU	//ARM64Op_fcvtnu_scalar_Double_precision_to_64_b	it, /* 0x9
544 //	SCVTF	//ARM64Op_scvtf_scalar_integer_64_bit_to_double_pr	recision, /* 0
545 //	UCVTF	//ARM64Op_ucvtf_scalar_integer_64_bit_to_double_p	recision, /* 0
546 //	FCVTAS	//ARM64Op_fcvtas_scalar_Double_precision_to_64_b	it, /* 0x9
547 //	FCVTAU	//ARM64Op_fcvtau_scalar_Double_precision_to_64_b	it, /* 0x9
548 //	FMOV	//ARM64Op_fmov_general_Double_precision_to_64_b	oit, /* 0x
549 //	FMOV	//ARM64Op_fmov_general_64_bit_to_double_precisio	n, /* 0x!

1 ir	n_use	Opcode	//Opcode	BINARY OI
550 //	1	FCVTPS	//ARM64Op_fcvtps_scalar_Double_precision_to_64	_bit, /* 0x9
551 //	1	FCVTPU	//ARM64Op_fcvtpu_scalar_Double_precision_to_64	_bit, /* 0x9
552 //	1	FCVTMS	//ARM64Op_fcvtms_scalar_Double_precision_to_64	1_bit, /* 0x(
553 //	1	FCVTMU	//ARM64Op_fcvtmu_scalar_Double_precision_to_64	1_bit, /* 0x!
554 //	1	FCVTZS	//ARM64Op_fcvtzs_scalar_integer_Double_precision	n_to_64_bit, /* (
555 //	1	FCVTZU	//ARM64Op_fcvtzu_scalar_integer_Double_precisio	n_to_64_bit, /* (
556 <i>11</i>	1	FMOV	//ARM64Op_fmov_general_Top_half_of_128_bit_to	_64_bit, /* 0
557 //	1	FMOV	//ARM64Op_fmov_general_64_bit_to_top_half_of_1	28_bit, /* 0>
558 <i>11</i>	/ Flo	pating-point data-processing (3 source)	/* Floating-point data-processing (3 source) */	
559 <i>11</i>	1	FMADD	//ARM64Op_fmadd_Single_precision,	/* 0x1F00000
560 //		FMSUB	//ARM64Op_fmsub_Single_precision,	/* 0x1F0080(
561 //		FNMADD	//ARM64Op_fnmadd_Single_precision,	/* 0x1F2000
562 //		FNMSUB	//ARM64Op_fnmsub_Single_precision,	/* 0x1F2080
563 //		FMADD	//ARM64Op_fmadd_Double_precision,	/* 0x1F400C
564 //		FMSUB	//ARM64Op_fmsub_Double_precision,	/* 0x1F4080
565 //		FNMADD	//ARM64Op_fnmadd_Double_precision,	/* 0x1F600
566 <i> </i>		FNMSUB	//ARM64Op_fnmsub_Double_precision,	/* 0x1F608(
567 //	Ad	IvSIMD scalar three same	/* AdvSIMD scalar three same */	
568 <i> </i>		SQADD	//ARM64Op_sqadd_Scalar,	/* 0x5E200C00S
569 //		SQSUB	//ARM64Op_sqsub_Scalar,	/* 0x5E202C00S
570 //		CMGT	//ARM64Op_cmgt_register_Scalar,	/* 0x5E20340(
571 //		CMGE	//ARM64Op_cmge_register_Scalar,	/* 0x5E203C0
572 //		SSHL	//ARM64Op_sshl_Scalar,	/* 0x5E204400SSI
573 //		SQSHL	//ARM64Op_sqshl_register_Scalar,	/* 0x5E204C0(
574 //		SRSHL	//ARM64Op_srshl_Scalar,	/* 0x5E205400SR
575 //		SQRSHL	//ARM64Op_sqrshl_Scalar,	/* 0x5E205C00S(
576 //		ADD	//ARM64Op_add_vector_Scalar,	/* 0x5E208400
577 //		CMTST	//ARM64Op_cmtst_Scalar,	/* 0x5E208C00Cl
578 //		SQDMULH	//ARM64Op_sqdmulh_vector_Scalar,	/* 0x5E20B4
579 //		FMULX	//ARM64Op_fmulx_Scalar,	/* 0x5E20DC00FI
580 //		FCMEQ	//ARM64Op_fcmeq_register_Scalar,	/* 0x5E20E40
581 //		FRECPS	//ARM64Op_frecps_Scalar,	/* 0x5E20FC00Ff
582 <i>II</i>		FRSQRTS	//ARM64Op_frsqrts_Scalar,	/* 0x5EA0FC00FF
583 <i>II</i>	1	UQADD	//ARM64Op_uqadd_Scalar,	/* 0x7E200C00U

1 in_us	se Opcode	//Opcode	BINARY OI
₅₈₄ //	UQSUB	//ARM64Op_uqsub_Scalar,	/* 0x7E202C00U
585 //	CMHI	//ARM64Op_cmhi_register_Scalar,	/* 0x7E203400
586 //	CMHS	//ARM64Op_cmhs_register_Scalar,	/* 0x7E203C0
587 	USHL	//ARM64Op_ushl_Scalar,	/* 0x7E204400US
588 //	UQSHL	//ARM64Op_uqshl_register_Scalar,	/* 0x7E204C0(
589 //	URSHL	//ARM64Op_urshl_Scalar,	/* 0x7E205400UR
590 //	UQRSHL	//ARM64Op_uqrshl_Scalar,	/* 0x7E205C00U(
591 //	SUB	//ARM64Op_sub_vector_Scalar,	/* 0x7E208400
592 //	CMEQ	//ARM64Op_cmeq_register_Scalar,	/* 0x7E208CC
593 //	SQRDMULH	//ARM64Op_sqrdmulh_vector_Scalar,	/* 0x7E20B4
594 //	FCMGE	//ARM64Op_fcmge_register_Scalar,	/* 0x7E20E40
595 //	FACGE	//ARM64Op_facge_Scalar,	/* 0x7E20EC00F/
596 //	FABD	//ARM64Op_fabd_Scalar,	/* 0x7EA0D400FA
597 //	FCMGT	//ARM64Op_fcmgt_register_Scalar,	/* 0x7EA0E40
598 //	FACGT	//ARM64Op_facgt_Scalar,	/* 0x7EA0EC00F <i>F</i>
599 //	AdvSIMD scalar three different	/* AdvSIMD scalar three different */	
600 <i>II</i>	SQDMLAL	//ARM64Op_sqdmlal_vector_Scalar,	/* 0x5E20900
601 //	SQDMLAL2	//ARM64Op_sqdmlal2_vector_Scalar,	/* 0x5E2090(
602 //	SQDMLSL	//ARM64Op_sqdmlsl_vector_Scalar,	/* 0x5E20B0C
603 <i>II</i>	SQDMLSL2	//ARM64Op_sqdmlsl2_vector_Scalar,	/* 0x5E20B0
604 <i> </i>	SQDMULL	//ARM64Op_sqdmull_vector_Scalar,	/* 0x5E20D0(
605 //	SQDMULL2	//ARM64Op_sqdmull2_vector_Scalar,	/* 0x5E20D0
606 <i>II</i>	AdvSIMD scalar two-reg misc	/* AdvSIMD scalar two-reg misc */	
607 //	SUQADD	//ARM64Op_suqadd_Scalar,	/* 0x5E203800S
608 <i>II</i>	SQABS	//ARM64Op_sqabs_Scalar,	/* 0x5E207800S(
609 <i> </i>	CMGT	//ARM64Op_cmgt_zero_Scalar,	/* 0x5E208800
610 <i> </i>	CMEQ	//ARM64Op_cmeq_zero_Scalar,	/* 0x5E20980(
611 <i> </i>	CMLT	//ARM64Op_cmlt_zero_Scalar,	/* 0x5E20A800(
612 //	ABS	//ARM64Op_abs_Scalar,	/* 0x5E20B800AB
613 <i> </i>	SQXTN	//ARM64Op_sqxtn_Scalar,	/* 0x5E214800SC
614 //	SQXTN2	//ARM64Op_sqxtn2_Scalar,	/* 0x5E214800S(
615 //	FCVTNS	//ARM64Op_fcvtns_vector_Scalar,	/* 0x5E21A800
616 //	FCVTMS	//ARM64Op_fcvtms_vector_Scalar,	/* 0x5E21B80
617 //	FCVTAS	//ARM64Op_fcvtas_vector_Scalar,	/* 0x5E21C80(

1 in_us	e Opcode	//Opcode	BINARY OI
618 //	SCVTF	//ARM64Op_scvtf_vector_integer_Scalar,	/* 0x5E21D{
619 //	FCMGT	//ARM64Op_fcmgt_zero_Scalar,	/* 0x5EA0C80(
620 //	FCMEQ	//ARM64Op_fcmeq_zero_Scalar,	/* 0x5EA0D80
621 //	FCMLT	//ARM64Op_fcmlt_zero_Scalar,	/* 0x5EA0E800
622 //	FCVTPS	//ARM64Op_fcvtps_vector_Scalar,	/* 0x5EA1A80(
623 //	FCVTZS	//ARM64Op_fcvtzs_vector_integer_Scalar,	/* 0x5EA1B
624 //	FRECPE	//ARM64Op_frecpe_Scalar,	/* 0x5EA1D800FI
625 //	FRECPX	//ARM64Op_frecpx,	/* 0x5EA1F800FREC
626 //	USQADD	//ARM64Op_usqadd_Scalar,	/* 0x7E203800U
627 //	SQNEG	//ARM64Op_sqneg_Scalar,	/* 0x7E207800S0
628 //	CMGE	//ARM64Op_cmge_zero_Scalar,	/* 0x7E20880(
629 //	CMLE	//ARM64Op_cmle_zero_Scalar,	/* 0x7E209800
630 //	NEG	//ARM64Op_neg_vector_Scalar,	/* 0x7E20B800
631 //	SQXTUN	//ARM64Op_sqxtun_Scalar,	/* 0x7E212800S0
632 //	SQXTUN2	//ARM64Op_sqxtun2_Scalar,	/* 0x7E212800S
633 //	UQXTN	//ARM64Op_uqxtn_Scalar,	/* 0x7E214800UC
634 //	UQXTN2	//ARM64Op_uqxtn2_Scalar,	/* 0x7E214800U
635 //	FCVTXN	//ARM64Op_fcvtxn_Scalar,	/* 0x7E216800FC
636 //	FCVTXN2	//ARM64Op_fcvtxn2_Scalar,	/* 0x7E216800F(
637 //	FCVTNU	//ARM64Op_fcvtnu_vector_Scalar,	/* 0x7E21A80(
638 //	FCVTMU	//ARM64Op_fcvtmu_vector_Scalar,	/* 0x7E21B80
639 //	FCVTAU	//ARM64Op_fcvtau_vector_Scalar,	/* 0x7E21C80(
640 //	UCVTF	//ARM64Op_ucvtf_vector_integer_Scalar,	/* 0x7E21D{
641 //	FCMGE	//ARM64Op_fcmge_zero_Scalar,	/* 0x7EA0C80
642 //	FCMLE	//ARM64Op_fcmle_zero_Scalar,	/* 0x7EA0D800
643 //	FCVTPU	//ARM64Op_fcvtpu_vector_Scalar,	/* 0x7EA1A80(
644 //	FCVTZU	//ARM64Op_fcvtzu_vector_integer_Scalar,	/* 0x7EA1B
645 //	FRSQRTE	//ARM64Op_frsqrte_Scalar,	/* 0x7EA1D800FF
646 //	AdvSIMD scalar pairwise	/* AdvSIMD scalar pairwise */	
647 //	ADDP	//ARM64Op_addp_scalar,	/* 0x5E31B800AΓ
648 <i> </i>	FMAXNMP	//ARM64Op_fmaxnmp_scalar,	/* 0x7E30C800
649 <i> </i>	FADDP	//ARM64Op_faddp_scalar,	/* 0x7E30D800FA
650 //	FMAXP	//ARM64Op_fmaxp_scalar,	/* 0x7E30F800FN
651 //	FMINNMP	//ARM64Op_fminnmp_scalar,	/* 0x7EB0C800I

1 in_u	se Opcode	//Opcode	BINARY OI
652 //	FMINP	//ARM64Op_fminp_scalar,	/* 0x7EB0F800FN
653 <i>II</i>	AdvSIMD scalar copy	/* AdvSIMD scalar copy */	
654 //	DUP	//ARM64Op_dup_element_Scalar,	/* 0x5E00040
655 //	AdvSIMD scalar x indexed element	/* AdvSIMD scalar x indexed element */	
656 <i>II</i>	SQDMLAL	//ARM64Op_sqdmlal_by_element_Scalar,	/* 0x5F003
657 //	SQDMLAL2	//ARM64Op_sqdmlal2_by_element_Scalar,	/* 0x5F00
658 <i> </i>	SQDMLSL	//ARM64Op_sqdmlsl_by_element_Scalar,	/* 0x5F007
659 //	SQDMLSL2	//ARM64Op_sqdmlsl2_by_element_Scalar,	/* 0x5F00
660 <i> </i>	SQDMULL	//ARM64Op_sqdmull_by_element_Scalar,	/* 0x5F00E
661 <i> </i>	SQDMULL2	//ARM64Op_sqdmull2_by_element_Scalar,	/* 0x5F00
662 <i> </i>	SQDMULH	//ARM64Op_sqdmulh_by_element_Scalar,	/* 0x5F00
663 //	SQRDMULH	//ARM64Op_sqrdmulh_by_element_Scalar,	/* 0x5F00
664 <i> </i>	FMLA	//ARM64Op_fmla_by_element_Scalar,	/* 0x5F8010
665 <i> </i>	FMLS	//ARM64Op_fmls_by_element_Scalar,	/* 0x5F8050
666 //	FMUL	//ARM64Op_fmul_by_element_Scalar,	/* 0x5F8090
667 //	FMULX	//ARM64Op_fmulx_by_element_Scalar,	/* 0x7F809(
668 <i> </i>	AdvSIMD scalar shift by immediate	/* AdvSIMD scalar shift by immediate */	
669 <i> </i>	SSHR	//ARM64Op_sshr_Scalar,	/* 0x5F000400SS
670 //	SSRA	//ARM64Op_ssra_Scalar,	/* 0x5F001400SS
671 //	SRSHR	//ARM64Op_srshr_Scalar,	/* 0x5F002400SR
672 	SRSRA	//ARM64Op_srsra_Scalar,	/* 0x5F003400SR
673 //	SHL	//ARM64Op_shl_Scalar,	/* 0x5F005400SHL
674 	SQSHL	//ARM64Op_sqshl_immediate_Scalar,	/* 0x5F0074
675 //	SQSHRN	//ARM64Op_sqshrn_Scalar,	/* 0x5F009400S0
676 //	SQSHRN2	//ARM64Op_sqshrn2_Scalar,	/* 0x5F009400S
677 	SQRSHRN	//ARM64Op_sqrshrn_Scalar,	/* 0x5F009C00S
678 //	SQRSHRN2	//ARM64Op_sqrshrn2_Scalar,	/* 0x5F009C00S
679 //	SCVTF	//ARM64Op_scvtf_vector_fixed_point_Scalar,	/* 0x5F00E
680 <i> </i>	FCVTZS	//ARM64Op_fcvtzs_vector_fixed_point_Scalar,	/* 0x5F00l
681 //	USHR	//ARM64Op_ushr_Scalar,	/* 0x7F000400US
682 //	USRA	//ARM64Op_usra_Scalar,	/* 0x7F001400US
683 <i> </i>	URSHR	//ARM64Op_urshr_Scalar,	/* 0x7F002400UR
684 //	URSRA	//ARM64Op_ursra_Scalar,	/* 0x7F003400UR
685 //	SRI	//ARM64Op_sri_Scalar,	/* 0x7F004400SRI

1 i	in_use	Opcode	//Opcode	BINARY OI
686 <i>I</i>	' /	SLI	//ARM64Op_sli_Scalar,	/* 0x7F005400SLI
687 /	' /	SQSHLU	//ARM64Op_sqshlu_Scalar,	/* 0x7F006400S(
688 /	' /	UQSHL	//ARM64Op_uqshl_immediate_Scalar,	/* 0x7F0074
689 /	' /	SQSHRUN	//ARM64Op_sqshrun_Scalar,	/* 0x7F008400S
690 /	' /	SQSHRUN2	//ARM64Op_sqshrun2_Scalar,	/* 0x7F0084005
691 /	' /	SQRSHRUN	//ARM64Op_sqrshrun_Scalar,	/* 0x7F008C005
692 /	' /	SQRSHRUN2	//ARM64Op_sqrshrun2_Scalar,	/* 0x7F008C00
693 /	' /	UQSHRN	//ARM64Op_uqshrn_Scalar,	/* 0x7F009400U
694 /	' /	UQRSHRN	//ARM64Op_uqrshrn_Scalar,	/* 0x7F009C00U
695 /	' /	UQRSHRN2	//ARM64Op_uqrshrn2_Scalar,	/* 0x7F009C00l
696 /	' /	UCVTF	//ARM64Op_ucvtf_vector_fixed_point_Scalar,	/* 0x7F00E
697 /	' /	FCVTZU	//ARM64Op_fcvtzu_vector_fixed_point_Scalar,	/* 0x7F00
698 /	// Cr	ypto three-reg SHA	/* Crypto three-reg SHA */	
699 /	' /	SHA1C	//ARM64Op_sha1c,	/* 0x5E000000SHA1
700 /	' /	SHA1P	//ARM64Op_sha1p,	/* 0x5E001000SHA ⁻
701 /	' /	SHA1M	//ARM64Op_sha1m,	/* 0x5E002000SHA
702 /	' /	SHA1SU0	//ARM64Op_sha1su0,	/* 0x5E003000SHA
703 /	' /	SHA256H	//ARM64Op_sha256h,	/* 0x5E004000SH/
704 /	' /	SHA256H2	//ARM64Op_sha256h2,	/* 0x5E005000SH.
705 /	' /	SHA256SU1	//ARM64Op_sha256su1,	/* 0x5E006000SH
706 /	// Cr	ypto two-reg SHA	/* Crypto two-reg SHA */	
707 /	' /	SHA1H	//ARM64Op_sha1h,	/* 0x5E280800SHA ⁻
708 /	<i>'</i> /	SHA1SU1	//ARM64Op_sha1su1,	/* 0x5E281800SH/
709 /	' /	SHA256SU0	//ARM64Op_sha256su0,	/* 0x5E282800SH
710 /	// Cr	ypto AES	/* Crypto AES */	
711 /	<i>'</i> /	AESE	//ARM64Op_aese,	/* 0x4E284800AESE
712 /	<i>'</i> /	AESD	//ARM64Op_aesd,	/* 0x4E285800AESD
713 /	<i>'</i> /	AESMC	//ARM64Op_aesmc,	/* 0x4E286800AES
714 /	<i>'</i> /	AESIMC	//ARM64Op_aesimc,	/* 0x4E287800AES
715 /	// Ad	lvSIMD three same	/* AdvSIMD three same */	
716 /	' /	SHADD	//ARM64Op_shadd,	/* 0x0E200400SHAI
717 /	' /	SQADD	//ARM64Op_sqadd_Vector,	/* 0x0E200C00S
718 /	' /	SRHADD	//ARM64Op_srhadd,	/* 0x0E201400SRH
719 /	'	SHSUB	//ARM64Op_shsub,	/* 0x0E202400SHSl

1 in_use	Opcode	//Opcode	BINARY O
₇₂₀ //	SQSUB	//ARM64Op_sqsub_Vector,	/* 0x0E202C00S
721 	CMGT	//ARM64Op_cmgt_register_Vector,	/* 0x0E20340(
₇₂₂	CMGE	//ARM64Op_cmge_register_Vector,	/* 0x0E203C(
₇₂₃ //	SSHL Vector	//ARM64Op_sshl vector,	/* 0x0E204400SSH
724 	SQSHL	//ARM64Op_sqshl_register_Vector,	/* 0x0E204C00
725 	SRSHL	//ARM64Op_srshl_Vector,	/* 0x0E205400SR
726 //	SQRSHL	//ARM64Op_sqrshl_Vector,	/* 0x0E205C00S(
727 	SMAX	//ARM64Op_smax,	/* 0x0E206400SMA
728 //	SMIN	//ARM64Op_smin,	/* 0x0E206C00SMIN
729 //	SABD	//ARM64Op_sabd,	/* 0x0E207400SABD
730 //	SABA	//ARM64Op_saba,	/* 0x0E207C00SABA
731 //	ADD	//ARM64Op_add_vector_Vector,	/* 0x0E208400
732 //	CMTST	//ARM64Op_cmtst_Vector,	/* 0x0E208C00CI
733 //	MLA	//ARM64Op_mla_vector,	/* 0x0E209400ML/
734 //	MUL	//ARM64Op_mul_vector,	/* 0x0E209C00ML
735 //	SMAXP	//ARM64Op_smaxp,	/* 0x0E20A400SMA
736 //	SMINP	//ARM64Op_sminp,	/* 0x0E20AC00SMI
737 	SQDMULH	//ARM64Op_sqdmulh_vector_Vector,	/* 0x0E20B4
738 //	ADDP	//ARM64Op_addp_vector,	/* 0x0E20BC00AI
739 //	FMAXNM	//ARM64Op_fmaxnm_vector,	/* 0x0E20C400f
740 //	FMLA	//ARM64Op_fmla_vector,	/* 0x0E20CC00FN
741 //	FADD	//ARM64Op_fadd_vector,	/* 0x0E20D400FA
742 	FMULX	//ARM64Op_fmulx_Vector,	/* 0x0E20DC00FI
743 	FCMEQ	//ARM64Op_fcmeq_register_Vector,	/* 0x0E20E4C
744 	FMAX	//ARM64Op_fmax_vector,	/* 0x0E20F400FN
745 //	FRECPS	//ARM64Op_frecps_Vector,	/* 0x0E20FC00Ff
746 //	AND	//ARM64Op_and_vector,	/* 0x0E201C00AN
747 	BIC	//ARM64Op_bic_vector_register,	/* 0x0E601C00E
748 //	FMINNM	//ARM64Op_fminnm_vector,	/* 0x0EA0C400F
749 //	FMLS	//ARM64Op_fmls_vector,	/* 0x0EA0CC00FN
750 //	FSUB	//ARM64Op_fsub_vector,	/* 0x0EA0D400FS
751 //	FMIN	//ARM64Op_fmin_vector,	/* 0x0EA0F400FM
752 	FRSQRTS	//ARM64Op_frsqrts_Vector,	/* 0x0EA0FC00FF
753 	ORR	//ARM64Op_orr_vector_register,	/* 0x0EA01C000

1 in_use	Opcode	//Opcode	BINARY O
754 	ORN	//ARM64Op_orn_vector,	/* 0x0EE01C00OR
755 //	UHADD	//ARM64Op_uhadd,	/* 0x2E200400UHA
756 //	UQADD	//ARM64Op_uqadd_Vector,	/* 0x2E200C00U
757 	URHADD	//ARM64Op_urhadd,	/* 0x2E201400URH
758 //	UHSUB	//ARM64Op_uhsub,	/* 0x2E202400UHSI
759 //		//ARM64OpVector,	/* 0x2E202C00
760 //	СМНІ	//ARM64Op_cmhi_register_Vector,	/* 0x2E20340(
761 //	CMHS	//ARM64Op_cmhs_register_Vector,	/* 0x2E203CC
762 	USHL	//ARM64Op_ushl_Vector,	/* 0x2E204400US
763 //	UQSHL	//ARM64Op_uqshl_register_Vector,	/* 0x2E204C0
764 //	URSHL	//ARM64Op_urshl_Vector,	/* 0x2E205400UR
765 //	UQRSHL	//ARM64Op_uqrshl_Vector,	/* 0x2E205C00U(
766 //	UMAX	//ARM64Op_umax,	/* 0x2E206400UMA
767 //	UMIN	//ARM64Op_umin,	/* 0x2E206C00UMIN
768 //	UABD	//ARM64Op_uabd,	/* 0x2E207400UABC
769 //	UABA	//ARM64Op_uaba,	/* 0x2E207C00UAB/
770 //	SUB	//ARM64Op_sub_vector_Vector,	/* 0x2E208400
771 //	CMEQ	//ARM64Op_cmeq_register_Vector,	/* 0x2E208C0
772 	MLS	//ARM64Op_mls_vector,	/* 0x2E209400ML
773 	PMUL	//ARM64Op_pmul,	/* 0x2E209C00PMUI
774 	UMAXP	//ARM64Op_umaxp,	/* 0x2E20A400UM/
775 	UMINP	//ARM64Op_uminp,	/* 0x2E20AC00UMII
776 //	SQRDMULH	//ARM64Op_sqrdmulh_vector_Vector,	/* 0x2E20B4
777 	FMAXNMP	//ARM64Op_fmaxnmp_vector,	/* 0x2E20B400
778 	FADDP	//ARM64Op_faddp_vector,	/* 0x2E20D400F <i>F</i>
779 //	FMUL	//ARM64Op_fmul_vector,	/* 0x2E20DC00FN
780 //	FCMGE	//ARM64Op_fcmge_register_Vector,	/* 0x2E20E4C
781 //	FACGE	//ARM64Op_facge_Vector,	/* 0x2E20EC00F/
782 	FMAXP	//ARM64Op_fmaxp_vector,	/* 0x2E20F400FI
783 //	FDIV	//ARM64Op_fdiv_vector,	/* 0x2E20FC00FDI
784 //	EOR	//ARM64Op_eor_vector,	/* 0x2E201C00EO
₇₈₅ //	BSL	//ARM64Op_bsl,	/* 0x2E601C00BSL
₇₈₆ //	FMINNMP	//ARM64Op_fminnmp_vector,	/* 0x2EA0C400
₇₈₇ //	FABD	//ARM64Op_fabd_Vector,	/* 0x2EA0D400F <i>F</i>

1 in	_use	Opcode	//Opcode	BINARY OI
788 //		FCMGT	//ARM64Op_fcmgt_register_Vector,	/* 0x2EA0E40
789 //		FACGT	//ARM64Op_facgt_Vector,	/* 0x2EA0EC00F/
790 //		FMINP	//ARM64Op_fminp_vector,	/* 0x2EA0F400FN
791 //		BIT	//ARM64Op_bit,	/* 0x2EA01C00BIT
792 //		BIF	//ARM64Op_bif,	/* 0x2EE01C00BIF
793 //	Ad	vSIMD three different	/* AdvSIMD three different */	
794 //		SADDL	//ARM64Op_saddl,	/* 0x0E200000SADD
795 //		SADDL2	//ARM64Op_saddl2,	/* 0x4E200000SADI
796 //		SADDW	//ARM64Op_saddw,	/* 0x0E201000SAD
797 //		SADDW2	//ARM64Op_saddw2,	/* 0x4E201000SAC
798 //		SSUBL	//ARM64Op_ssubl,	/* 0x0E202000SSUB
799 //		SSUBL2	//ARM64Op_ssubl2,	/* 0x4E202000SSUE
800 //		SSUBW	//ARM64Op_ssubw,	/* 0x0E203000SSU
801 //		SSUBW2	//ARM64Op_ssubw2,	/* 0x4E203000SSU
802 <i> </i>		ADDHN	//ARM64Op_addhn,	/* 0x0E204000ADD
803 //		ADDHN2	//ARM64Op_addhn2,	/* 0x4E204000ADD
804 //		SABAL	//ARM64Op_sabal,	/* 0x0E205000SABA
805 <i> </i>		SABAL2	//ARM64Op_sabal2,	/* 0x4E205000SAB/
806 //		SUBHN	//ARM64Op_subhn,	/* 0x0E206000SUBI
807 //		SUBHN2	//ARM64Op_subhn2,	/* 0x4E206000SUB
808 //		SABDL	//ARM64Op_sabdl,	/* 0x0E207000SABD
809 //		SABDL2	//ARM64Op_sabdl2,	/* 0x4E207000SAB[
810 <i> </i>		SMLAL	//ARM64Op_smlal_vector,	/* 0x0E208000SM
811 //		SMLAL2	//ARM64Op_smlal2_vector,	/* 0x4E208000SN
812 <i> </i>		SQDMLAL	//ARM64Op_sqdmlal_vector_Vector,	/* 0x0E2090C
813 <i> </i>		SQDMLAL2	//ARM64Op_sqdmlal2_vector_Vector,	/* 0x4E2090
814 <i> </i>		SMLSL	//ARM64Op_smlsl_vector,	/* 0x0E20A000SN
815 <i> </i>		SMLSL2	//ARM64Op_smlsl2_vector,	/* 0x4E20A000SN
816 <i> </i>		SQDMLSL	//ARM64Op_sqdmlsl_vector_Vector,	/* 0x0E20B00
817 <i> </i>		SQDMLSL2	//ARM64Op_sqdmlsl2_vector_Vector,	/* 0x4E20B0
818 <i> </i>		SMULL	//ARM64Op_smull_vector,	/* 0x0E20C000SN
819 <i> </i>		SMULL2	//ARM64Op_smull2_vector,	/* 0x4E20C000SI
820 <i> </i>		SQDMULL	//ARM64Op_sqdmull_vector_Vector,	/* 0x0E20D0(
821 <i> </i>		SQDMULL2	//ARM64Op_sqdmull2_vector_Vector,	/* 0x4E20D0

1 in_use	Opcode	//Opcode	BINARY OI
822 //	PMULL	//ARM64Op_pmull,	/* 0x0E20E000PMUL
823 <i> </i>	PMULL2	//ARM64Op_pmull2,	/* 0x4E20E000PMU
824 //	UADDL	//ARM64Op_uaddl,	/* 0x2E200000UADE
825 //	UADDL2	//ARM64Op_uaddl2,	/* 0x6E200000UADI
826 <i> </i>	UADDW	//ARM64Op_uaddw,	/* 0x2E201000UAD
827 //	UADDW2	//ARM64Op_uaddw2,	/* 0x6E201000UAE
828 //	USUBL	//ARM64Op_usubl,	/* 0x2E202000USUE
829 //	USUBL2	//ARM64Op_usubl2,	/* 0x6E202000USUI
830 //	USUBW	//ARM64Op_usubw,	/* 0x2E203000USU
831 //	USUBW2	//ARM64Op_usubw2,	/* 0x6E203000USL
832 <i> </i>	RADDHN	//ARM64Op_raddhn,	/* 0x2E204000RAD
833 //	RADDHN2	//ARM64Op_raddhn2,	/* 0x6E204000RAC
834 <i> </i>	UABAL	//ARM64Op_uabal,	/* 0x2E205000UABA
835 <i> </i>	UABAL2	//ARM64Op_uabal2,	/* 0x6E205000UAB/
836 <i> </i>	RSUBHN	//ARM64Op_rsubhn,	/* 0x2E206000RSU
837 //	RSUBHN2	//ARM64Op_rsubhn2,	/* 0x6E206000RSU
838 <i> </i>	UABDL	//ARM64Op_uabdl,	/* 0x2E207000UABC
839 <i> </i>	UABDL2	//ARM64Op_uabdl2,	/* 0x6E207000UABI
840 //	UMLAL	//ARM64Op_umlal_vector,	/* 0x2E208000UN
841 //	UMLAL2	//ARM64Op_umlal2_vector,	/* 0x6E208000UI
842 //	UMLSL	//ARM64Op_umlsl_vector,	/* 0x2E20A000UN
843 //	UMLSL2	//ARM64Op_umlsl2_vector,	/* 0x6E20A000UI
844 //	UMULL	//ARM64Op_umull_vector,	/* 0x2E20C000UN
845 //	UMULL2	//ARM64Op_umull2_vector,	/* 0x6E20C000U
	AdvSIMD two-reg misc	/* AdvSIMD two-reg misc */	
847 //	REV64	//ARM64Op_rev64,	/* 0x0E200800REV6
848 <i> </i>	REV16	//ARM64Op_rev16_vector,	/* 0x0E201800RE
849 <i> </i>	SADDLP	//ARM64Op_saddlp,	/* 0x0E202800SADI
850 //	SUQADD	//ARM64Op_suqadd_Vector,	/* 0x0E203800S
851 //	CLS	//ARM64Op_cls_vector,	/* 0x0E204800CLS
852 //	CNT	//ARM64Op_cnt,	/* 0x0E205800CNT
853 //	SADALP	//ARM64Op_sadalp,	/* 0x0E206800SAD/
854 //	SQABS	//ARM64Op_sqabs_Vector,	/* 0x0E207800S(
855 //	CMGT	//ARM64Op_cmgt_zero_Vector,	/* 0x0E208800

1 in_use	Opcode	//Opcode	BINARY OI
856 //	CMEQ	//ARM64Op_cmeq_zero_Vector,	/* 0x0E20980(
857 //	CMLT	//ARM64Op_cmlt_zero_Vector,	/* 0x0E20A8000
858 <i> </i>	ABS	//ARM64Op_abs_Vector,	/* 0x0E20B800AB
859 //	XTN	//ARM64Op_xtn,	/* 0x0E212800XTN
860 <i> </i>	XTN2	//ARM64Op_xtn2,	/* 0x0E212800XTN2
861 //	SQXTN	//ARM64Op_sqxtn_Vector,	/* 0x0E214800SC
862 //	SQXTN2	//ARM64Op_sqxtn2_Vector,	/* 0x0E214800S(
863 //	FCVTN	//ARM64Op_fcvtn,	/* 0x0E216800FCVTI
864 //	FCVTN2	//ARM64Op_fcvtn2,	/* 0x0E216800FCVT
865 //	FCVTL	//ARM64Op_fcvtl,	/* 0x0E217800FCVTL
866 <i> </i>	FCVTL2	//ARM64Op_fcvtl2,	/* 0x0E217800FCVTL
867 //	FRINTN	//ARM64Op_frintn_vector,	/* 0x0E218800FRI
868 <i> </i>	FRINTM	//ARM64Op_frintm_vector,	/* 0x0E219800FR
869 //	FCVTNS	//ARM64Op_fcvtns_vector_Vector,	/* 0x0E21A80(
870 //	FCVTMS	//ARM64Op_fcvtms_vector_Vector,	/* 0x0E21B80
871 //	FCVTAS	//ARM64Op_fcvtas_vector_Vector,	/* 0x0E21C80(
872 	SCVTF	//ARM64Op_scvtf_vector_integer_Vector,	/* 0x0E21D{
873 //	FCMGT	//ARM64Op_fcmgt_zero_Vector,	/* 0x0EA0C80(
874 //	FCMEQ	//ARM64Op_fcmeq_zero_Vector,	/* 0x0EA0D80
875 //	FCMLT	//ARM64Op_fcmlt_zero_Vector,	/* 0x0EA0E800
876 //	FABS	//ARM64Op_fabs_vector,	/* 0x0EA0F800FA
877 //	FRINTP	//ARM64Op_frintp_vector,	/* 0x0EA18800FRI
878 //	FRINTZ	//ARM64Op_frintz_vector,	/* 0x0EA19800FRI
879 //	FCVTPS	//ARM64Op_fcvtps_vector_Vector,	/* 0x0EA1A80(
880 <i> </i>	FCVTZS	//ARM64Op_fcvtzs_vector_integer_Vector,	/* 0x0EA1B
881 //	URECPE	//ARM64Op_urecpe,	/* 0x0EA1C800URE
882 <i> </i>	FRECPE	//ARM64Op_frecpe_Vector,	/* 0x0EA1D800F
883 <i> </i>	REV32	//ARM64Op_rev32_vector,	/* 0x2E200800RE
884 //	UADDLP	//ARM64Op_uaddlp,	/* 0x2E202800UADI
885 <i> </i>	USQADD	//ARM64Op_usqadd_Vector,	/* 0x2E203800L
886 //	CLZ	//ARM64Op_clz_vector,	/* 0x2E204800CLZ
887 <i> </i>	UADALP	//ARM64Op_uadalp,	/* 0x2E206800UAD/
888 //	SQNEG	//ARM64Op_sqneg_Vector,	/* 0x2E207800S
889 <i> </i>	CMGE	//ARM64Op_cmge_zero_Vector,	/* 0x2E20880(

1 in_us	e Opcode	//Opcode	BINARY OI
890 //	CMLE	//ARM64Op_cmle_zero_Vector,	/* 0x2E209800
891 //	NEG	//ARM64Op_neg_vector_Vector,	/* 0x2E20B80C
892 //	SQXTUN	//ARM64Op_sqxtun_Vector,	/* 0x2E212800S(
893 <i> </i>	SQXTUN2	//ARM64Op_sqxtun2_Vector,	/* 0x2E212800S
894 //	SHLL	//ARM64Op_shll,	/* 0x2E213800SHLL
895 //	SHLL2	//ARM64Op_shll2,	/* 0x2E213800SHLL2
896 //	UQXTN	//ARM64Op_uqxtn_Vector,	/* 0x2E214800U(
897 //	UQXTN2	//ARM64Op_uqxtn2_Vector,	/* 0x2E214800U
898 <i> </i>	FCVTXN	//ARM64Op_fcvtxn_Vector,	/* 0x2E216800FC
899 //	FCVTXN2	//ARM64Op_fcvtxn2_Vector,	/* 0x2E216800F(
900 //	FRINTA	//ARM64Op_frinta_vector,	/* 0x2E218800FRI
901 //	FRINTX	//ARM64Op_frintx_vector,	/* 0x2E219800FRII
902 //	FCVTNU	//ARM64Op_fcvtnu_vector_Vector,	/* 0x2E21A80(
903 //	FCVTMU	//ARM64Op_fcvtmu_vector_Vector,	/* 0x2E21B80
904 //	FCVTAU	//ARM64Op_fcvtau_vector_Vector,	/* 0x2E21C800
905 //	UCVTF	//ARM64Op_ucvtf_vector_integer_Vector,	/* 0x2E21D
906 //	NOT	//ARM64Op_not,	/* 0x2E205800NOT
907 //	RBIT	//ARM64Op_rbit_vector,	/* 0x2E605800RBI1
908 //	FCMGE	//ARM64Op_fcmge_zero_Vector,	/* 0x2EA0C80
909 //	FCMLE	//ARM64Op_fcmle_zero_Vector,	/* 0x2EA0D80(
910 //	FNEG	//ARM64Op_fneg_vector,	/* 0x2EA0F800FN
911 //	FRINTI	//ARM64Op_frinti_vector,	/* 0x2EA19800FRIN
912 //	FCVTPU	//ARM64Op_fcvtpu_vector_Vector,	/* 0x2EA1A80
913 //	FCVTZU	//ARM64Op_fcvtzu_vector_integer_Vector,	/* 0x2EA1B
914 //	URSQRTE	//ARM64Op_ursqrte,	/* 0x2EA1C800URS
915 //	FRSQRTE	//ARM64Op_frsqrte_Vector,	/* 0x2EA1D800FF
916 //	FSQRT	//ARM64Op_fsqrt_vector,	/* 0x2EA1F800FS(
917 //	AdvSIMD across lanes	/* AdvSIMD across lanes */	
918 //	SADDLV	//ARM64Op_saddlv,	/* 0x0E303800SAD[
919 //	SMAXV	//ARM64Op_smaxv,	/* 0x0E30A800SMA
920 <i>II</i>	SMINV	//ARM64Op_sminv,	/* 0x0E31A800SMIN
921 //	ADDV	//ARM64Op_addv,	/* 0x0E31B800ADD\
922 //	UADDLV	//ARM64Op_uaddlv,	/* 0x2E303800UADI
923 //	UMAXV	//ARM64Op_umaxv,	/* 0x2E30A800UM <i>F</i>

1 i	in_use	Opcode	//Opcode	BINARY O
924	//	UMINV	//ARM64Op_uminv,	/* 0x2E31A800UMIN
925	<i>II</i>	FMAXNMV	//ARM64Op_fmaxnmv,	/* 0x2E30C800FM
926	<i>II</i>	FMAXV	//ARM64Op_fmaxv,	/* 0x2E30F800FMA
927	<i>II</i>	FMINNMV	//ARM64Op_fminnmv,	/* 0x2EB0C800FM
928	<i>II</i>	FMINV	//ARM64Op_fminv,	/* 0x2EB0F800FMIN
929	// Ad	lvSIMD copy	/* AdvSIMD copy */	
930	<i>II</i>	DUP	//ARM64Op_dup_element_Vector,	/* 0x0E00040
931	<i>II</i>	DUP	//ARM64Op_dup_general,	/* 0x0E000C00DI
932	//	SMOV	//ARM64Op_smov_32_bit,	/* 0x0E002C00SI
933	//	UMOV	//ARM64Op_umov_32_bit,	/* 0x0E003C00U
934	//	INS	//ARM64Op_ins_general,	/* 0x4E001C00INS
935	//	SMOV	//ARM64Op_smov_64_bit,	/* 0x4E002C00SI
936	//	UMOV	//ARM64Op_umov_64_bit,	/* 0x4E003C00U
937	//	INS	//ARM64Op_ins_element,	/* 0x6E000400INS
938	// Ad	lvSIMD vector x indexed element	/* AdvSIMD vector x indexed element */	
939	<i>II</i>	SMLAL	//ARM64Op_smlal_by_element,	/* 0x0F002000
940	<i>II</i>	SMLAL2	//ARM64Op_smlal2_by_element,	/* 0x0F002000
941	<i>II</i>	SQDMLAL	//ARM64Op_sqdmlal_by_element_Vector,	/* 0x0F000
942	<i>II</i>	SQDMLAL2	//ARM64Op_sqdmlal2_by_element_Vector,	/* 0x0F00
943	<i>II</i>	SMLSL	//ARM64Op_smlsl_by_element,	/* 0x0F006000
944	<i>II</i>	SMLSL2	//ARM64Op_smlsl2_by_element,	/* 0x0F00600C
945	<i>II</i>	SQDMLSL	//ARM64Op_sqdmlsl_by_element_Vector,	/* 0x0F007
946	<i>II</i>	SQDMLSL2	//ARM64Op_sqdmlsl2_by_element_Vector,	/* 0x0F00
947	<i>II</i>	MUL	//ARM64Op_mul_by_element,	/* 0x0F008000 !
948	<i>II</i>	SMULL	//ARM64Op_smull_by_element,	/* 0x0F00A000
949	<i>II</i>	SMULL2	//ARM64Op_smull2_by_element,	/* 0x0F00A00(
950	<i>II</i>	SQDMULL	//ARM64Op_sqdmull_by_element_Vector,	/* 0x0F00I
951	<i>II</i>	SQDMULL2	//ARM64Op_sqdmull2_by_element_Vector,	/* 0x0F00
952	<i>II</i>	SQDMULH	//ARM64Op_sqdmulh_by_element_Vector,	/* 0x0F00
953	<i>II</i>	SQRDMULH	//ARM64Op_sqrdmulh_by_element_Vector,	/* 0x0F0C
954		FMLA	//ARM64Op_fmla_by_element_Vector,	/* 0x0F801C
955		FMLS	//ARM64Op_fmls_by_element_Vector,	/* 0x0F8050
956		FMUL	//ARM64Op_fmul_by_element_Vector,	/* 0x0F809C
957	//	MLA	//ARM64Op_mla_by_element,	/* 0x2F000000I

1 in_u	use	Opcode	//Opcode	BINARY	OI
958 <i> </i>		UMLAL	//ARM64Op_umlal_by_element,	/* 0x2F002	000
959 //		UMLAL2	//ARM64Op_umlal2_by_element,	/* 0x2F002	2000
960 //		MLS	//ARM64Op_mls_by_element,	/* 0x2F0040	1000
961 //		UMLSL	//ARM64Op_umlsl_by_element,	/* 0x2F006	000
962 //		UMLSL2	//ARM64Op_umlsl2_by_element,	/* 0x2F006	3000
963 <i> </i>		UMULL	//ARM64Op_umull_by_element,	/* 0x2F00A	000
964 <i> </i>		UMULL2	//ARM64Op_umull2_by_element,	/* 0x2F00A	1004
965 <i>II</i>		FMULX	//ARM64Op_fmulx_by_element_Vector,	/* 0x2F8	809(
966 <i>II</i>	Ad	vSIMD modified immediate	/* AdvSIMD modified immediate */		
967 //		MOVI	//ARM64Op_movi_32_bit_shifted_immediate,	/* 0x0	F00
968 <i>II</i>		ORR	//ARM64Op_orr_vector_immediate_32_bit,	/* 0x0F	001
969 <i> </i>		MOVI	//ARM64Op_movi_16_bit_shifted_immediate,	/* 0x0	F00
970 //		ORR	//ARM64Op_orr_vector_immediate_16_bit,	/* 0x0F	
971 //		MOVI	//ARM64Op_movi_32_bit_shifting_ones,	/* 0x0F0)0C²
972 		MOVI	//ARM64Op_movi_8_bit,	/* 0x0F00E400	OMO
973 //		FMOV	//ARM64Op_fmov_vector_immediate_Single_precis	sion, /*	' 0x(
974 		MVNI	//ARM64Op_mvni_32_bit_shifted_immediate,	/* 0x2	:F00
975 		BIC	//ARM64Op_bic_vector_immediate_32_bit,	/* 0x2F	:001
976 //		MVNI	//ARM64Op_mvni_16_bit_shifted_immediate,	/* 0x2	:F00
977 //		BIC	//ARM64Op_bic_vector_immediate_16_bit,	/* 0x2F	:006
978 //		MVNI	//ARM64Op_mvni_32_bit_shifting_ones,	/* 0x2F0)0C²
979 //		MOVI	//ARM64Op_movi_64_bit_scalar,	/* 0x2F00E	400
980 //		MOVI	//ARM64Op_movi_64_bit_vector,	/* 0x6F00E	400
981 //		FMOV	//ARM64Op_fmov_vector_immediate_Double_prec	ision,	/* 0x
982 //	Ad	vSIMD shift by immediate	/* AdvSIMD shift by immediate */		
983 //		SSHR	//ARM64Op_sshr_Vector,	/* 0x0F000400	
984 //		SSRA	//ARM64Op_ssra_Vector,	/* 0x0F001400)SS
985 //		SRSHR	//ARM64Op_srshr_Vector,	/* 0x0F002400	วSR
986 //		SRSRA	//ARM64Op_srsra_Vector,	/* 0x0F003400	วSR
987 //		SHL	//ARM64Op_shl_Vector,	/* 0x0F005400	SHL
988 //		SQSHL	//ARM64Op_sqshl_immediate_Vector,	/* 0x0F0	
989 //		SHRN	•= •	°0x0F008400SH	
990 //		SHRN2	1 = /	* 0x0F008400SI	
991 <i> </i>		RSHRN	//ARM64Op_rshrn,	* 0x0F008C00R	SHF

1 in_use	Opcode	//Opcode	BINARY OI
992 //	RSHRN2	//ARM64Op_rshrn2,	/* 0x0F008C00RSHI
993 //	SQSHRN	//ARM64Op_sqshrn_Vector,	/* 0x0F009400S0
994 //	SQSHRN2	//ARM64Op_sqshrn2_Vector,	/* 0x0F009400S
995 //	SQRSHRN	//ARM64Op_sqrshrn_Vector,	/* 0x0F009C00S
996 //	SQRSHRN2	//ARM64Op_sqrshrn2_Vector,	/* 0x0F009C005
997 //	SSHLL	//ARM64Op_sshll,	/* 0x0F00A400SSHLL
998 //	SSHLL2	//ARM64Op_sshll2,	/* 0x0F00A400SSHL
999 //	SCVTF	//ARM64Op_scvtf_vector_fixed_point_Vector,	/* 0x0F00E
100(//	FCVTZS	//ARM64Op_fcvtzs_vector_fixed_point_Vector,	/* 0x0F00
1001 //	USHR	//ARM64Op_ushr_Vector,	/* 0x2F000400US
1002 //	USRA	//ARM64Op_usra_Vector,	/* 0x2F001400US
1003 //	URSHR	//ARM64Op_urshr_Vector,	/* 0x2F002400UR
₁₀₀₄ //	URSRA	//ARM64Op_ursra_Vector,	/* 0x2F003400UR
1005 //	SRI	//ARM64Op_sri_Vector,	/* 0x2F004400SRI
100€ //	SLI	//ARM64Op_sli_Vector,	/* 0x2F005400SLI
1007 //	SQSHLU	//ARM64Op_sqshlu_Vector,	/* 0x2F006400S(
1008 //	UQSHL	//ARM64Op_uqshl_immediate_Vector,	/* 0x2F0074
1009 //	SQSHRUN	//ARM64Op_sqshrun_Vector,	/* 0x2F008400S
101(//	SQSHRUN2	//ARM64Op_sqshrun2_Vector,	/* 0x2F0084005
1011 //	SQRSHRUN	//ARM64Op_sqrshrun_Vector,	/* 0x2F008C005
1012 //	SQRSHRUN2	//ARM64Op_sqrshrun2_Vector,	/* 0x2F008C00
1018 //	UQSHRN	//ARM64Op_uqshrn_Vector,	/* 0x2F009400U
1014 //	UQRSHRN	//ARM64Op_uqrshrn_Vector,	/* 0x2F009C00U
1015 //	UQRSHRN2	//ARM64Op_uqrshrn2_Vector,	/* 0x2F009C00l
1016 //	USHLL	//ARM64Op_ushll,	/* 0x2F00A400USHLI
1017 //	USHLL2	//ARM64Op_ushll2,	/* 0x2F00A400USHL
1018 //	UCVTF	//ARM64Op_ucvtf_vector_fixed_point_Vector,	/* 0x2F00E
1019 //	FCVTZU	//ARM64Op_fcvtzu_vector_fixed_point_Vector,	/* 0x2F00
102(// A	dvSIMD TBL/TBX	/* AdvSIMD TBL/TBX */	
1021 //	TBL	//ARM64Op_tbl_Single_register_table,	/* 0x0E00000
1022 //	TBX	//ARM64Op_tbx_Single_register_table,	/* 0x0E0010C
1023 //	TBL	//ARM64Op_tbl_Two_register_table,	/* 0x0E002000
1024 //	TBX	//ARM64Op_tbx_Two_register_table,	/* 0x0E00300
1025 //	TBL	//ARM64Op_tbl_Three_register_table,	/* 0x0E00400

1 in	_use Opcode	//Opcode	BINARY O
1026 //	TBX	//ARM64Op_tbx_Three_register_table,	/* 0x0E0050(
1027 //	TBL	//ARM64Op_tbl_Four_register_table,	/* 0x0E00600(
1028 //	TBX	//ARM64Op_tbx_Four_register_table,	/* 0x0E00700
1029 //	AdvSIMD ZIP/UZP/TRN	/* AdvSIMD ZIP/UZP/TRN */	
103(//	UZP1	//ARM64Op_uzp1,	/* 0x0E001800UZP1
1031	TRN1	//ARM64Op_trn1,	/* 0x0E002800TRN1
1032 //	ZIP1	//ARM64Op_zip1,	/* 0x0E003800ZIP1
1033 //	UZP2	//ARM64Op_uzp2,	/* 0x0E005800UZP2
103∠ <i>Ⅱ</i>	TRN2	//ARM64Op_trn2,	/* 0x0E006800TRN2
1035 //	ZIP2	//ARM64Op_zip2,	/* 0x0E007800ZIP2
1036 //	AdvSIMD EXT	/* AdvSIMD EXT */	
1037 //	EXT	//ARM64Op_ext,	/* 0x2E000000EXT
1038 //	Loads and stores	/* Loads and stores */	
1039 //	AdvSIMD load/store multiple structures	/* AdvSIMD load/store multiple structures */	
104(//	ST4	//ARM64Op_st4_multiple_structures_No_offset	, /* 0x0C0C
1041 //	ST1	//ARM64Op_st1_multiple_structures_Four_regis	sters, /* 0x0Cl
1042 //	ST3	//ARM64Op_st3_multiple_structures_No_offset	, /* 0x0C0C
1043 🖊	ST1	//ARM64Op_st1_multiple_structures_Three_reg	gisters, /* 0x0C
1044 //	ST1	//ARM64Op_st1_multiple_structures_One_regis	ster, /* 0x0C(
1045 🖊	ST2	//ARM64Op_st2_multiple_structures_No_offset	, /* 0x0C0C
1046 //	ST1	//ARM64Op_st1_multiple_structures_Two_regis	sters, /* 0x0C
1047 //	LD4	//ARM64Op_ld4_multiple_structures_No_offset	, /* 0x0C4C
1048 🖊	LD1	//ARM64Op_ld1_multiple_structures_Four_regingle	sters, /* 0x0C ₄
1049 //	LD3	//ARM64Op_ld3_multiple_structures_No_offset	, /* 0x0C4C
105(//	LD1	//ARM64Op_ld1_multiple_structures_Three_reg	
1051	LD1	//ARM64Op_ld1_multiple_structures_One_regis	
1052 //	LD2	//ARM64Op_ld2_multiple_structures_No_offset	
1053 //	LD1	//ARM64Op_ld1_multiple_structures_Two_regis	
1054 //	• • • • • • • • • • • • • • • • • • • •	oc /* AdvSIMD load/store multiple structures (post-	,
1055 //	ST4	//ARM64Op_st4_multiple_structures_Register_	
1056 //	ST1	//ARM64Op_st1_multiple_structures_Four_regis	
1057 //	ST3	//ARM64Op_st3_multiple_structures_Register_	
1058 //	ST1	//ARM64Op_st1_multiple_structures_Three_reg	
1059 //	ST1	//ARM64Op_st1_multiple_structures_One_regis	ster_register_offset, /* (

1 in_us	se Opcode	//Opcode	BINARY O
106(//	ST2	//ARM64Op_st2_multiple_structures_Register_offset,	/* 0x0Cl
1061 //	ST1	//ARM64Op_st1_multiple_structures_Two_registers_reg	gister_offset, /*
1062 //	ST4	//ARM64Op_st4_multiple_structures_Immediate_offset,	/* 0x0(
1063 //	ST1	//ARM64Op_st1_multiple_structures_Four_registers_im	mediate_offset,
106₄ //	ST3	//ARM64Op_st3_multiple_structures_Immediate_offset,	/* 0x0(
1065 //	ST1	//ARM64Op_st1_multiple_structures_Three_registers_ii	mmediate_offse
1066 //	ST1	//ARM64Op_st1_multiple_structures_One_register_imm	nediate_offset, /
1067 //	ST2	//ARM64Op_st2_multiple_structures_Immediate_offset,	/* 0x0(
1068 //	ST1	//ARM64Op_st1_multiple_structures_Two_registers_im	_
1069 //	LD4	//ARM64Op_ld4_multiple_structures_Register_offset,	/* 0x0CI
107(//	LD1	//ARM64Op_ld1_multiple_structures_Four_registers_re	-
1071 //	LD3	//ARM64Op_ld3_multiple_structures_Register_offset,	/* 0x0C
1072 //	LD1	//ARM64Op_ld1_multiple_structures_Three_registers_r	-
1073 //	LD1	//ARM64Op_ld1_multiple_structures_One_register_regi	_
1074 //	LD2	//ARM64Op_ld2_multiple_structures_Register_offset,	/* 0x0C
1075 //	LD1	//ARM64Op_ld1_multiple_structures_Two_registers_reg	_
1076 //	LD4	//ARM64Op_ld4_multiple_structures_Immediate_offset,	
1077 //	LD1	//ARM64Op_ld1_multiple_structures_Four_registers_im	_
1078 //	LD3	//ARM64Op_ld3_multiple_structures_Immediate_offset,	
107§ //	LD1	//ARM64Op_ld1_multiple_structures_Three_registers_ii	_
108(LD1	//ARM64Op_ld1_multiple_structures_One_register_imm	_
1081 //	LD2	//ARM64Op_ld2_multiple_structures_Immediate_offset,	
1082	LD1	//ARM64Op_ld1_multiple_structures_Two_registers_im	mediate_offset,
1083 //	AdvSIMD load/store single structure	/* AdvSIMD load/store single structure */	
1084 //	ST1	//ARM64Op_st1_single_structure_8_bit,	/* 0x0D0000(
1085 //	ST3	//ARM64Op_st3_single_structure_8_bit,	/* 0x0D0020(
1086 //	ST1	//ARM64Op_st1_single_structure_16_bit,	/* 0x0D0040
1087 //	ST3	//ARM64Op_st3_single_structure_16_bit,	/* 0x0D0060
1088 //	ST1	//ARM64Op_st1_single_structure_32_bit,	/* 0x0D0080
1089 //	ST1	//ARM64Op_st1_single_structure_64_bit,	/* 0x0D0084
109(//	ST3	//ARM64Op_st3_single_structure_32_bit,	/* 0x0D00AC
1091 //	ST3	//ARM64Op_st3_single_structure_64_bit,	/* 0x0D00A4
1092 //	ST2	//ARM64Op_st2_single_structure_8_bit,	/* 0x0D2000(
1093 //	ST4	//ARM64Op_st4_single_structure_8_bit,	/* 0x0D2020(

1 in_us	e Opcode	//Opcode B	NARY	OI
1094 //	ST2	//ARM64Op_st2_single_structure_16_bit,	/* 0x0D2	2040
1095 //	ST4	//ARM64Op_st4_single_structure_16_bit,	/* 0x0D2	2060
109€ //	ST2	//ARM64Op_st2_single_structure_32_bit,	/* 0x0D2	080
₁₀₉₇ //	ST2	//ARM64Op_st2_single_structure_64_bit,	/* 0x0D2	2084
1098 //	ST4	//ARM64Op_st4_single_structure_32_bit,	/* 0x0D2	20AC
1099 //	ST4	//ARM64Op_st4_single_structure_64_bit,	/* 0x0D2	20A4
110(//	LD1	//ARM64Op_ld1_single_structure_8_bit,	/* 0x0D4	0000
1101 //	LD3	//ARM64Op_ld3_single_structure_8_bit,	/* 0x0D4	020(
1102 //	LD1	//ARM64Op_ld1_single_structure_16_bit,	/* 0x0D4	040
1103 //	LD3	//ARM64Op_ld3_single_structure_16_bit,	/* 0x0D4	060
1104 //	LD1	//ARM64Op_ld1_single_structure_32_bit,	/* 0x0D4	080
1105 //	LD1	//ARM64Op_ld1_single_structure_64_bit,	/* 0x0D4	084
1106 //	LD3	//ARM64Op_ld3_single_structure_32_bit,	/* 0x0D4	OAC
1107 //	LD3	//ARM64Op_ld3_single_structure_64_bit,	/* 0x0D4	0A4
1108 //	LD1R	//ARM64Op_ld1r_No_offset, /* 0	x0D40C0	1100
1109 //	LD3R	//ARM64Op_ld3r_No_offset, /* 0	x0D40E0]10C
111(//	LD2	//ARM64Op_ld2_single_structure_8_bit,	/* 0x0D6	0000
1111 <i> </i>	LD4	//ARM64Op_ld4_single_structure_8_bit,	/* 0x0D6	020(
1112 //	LD2	//ARM64Op_ld2_single_structure_16_bit,	/* 0x0D6	040
1113 //	LD4	//ARM64Op_ld4_single_structure_16_bit,	/* 0x0D6	060
1114 //	LD2	//ARM64Op_ld2_single_structure_32_bit,	/* 0x0D6	080
1115 //	LD2	//ARM64Op_ld2_single_structure_64_bit,	/* 0x0D6	084
1116 //	LD4	//ARM64Op_ld4_single_structure_32_bit,	/* 0x0D6	OAC
1117 //	LD4	//ARM64Op_ld4_single_structure_64_bit,	/* 0x0D6	60A4
1118 //	LD2R	//ARM64Op_ld2r_No_offset, /* 0	x0D60C0	1100
1119 //	LD4R	//ARM64Op_ld4r_No_offset, /* 0	x0D60E0]10C
	AdvSIMD load/st	ore single structure (post- /* AdvSIMD load/store single structure (post-indexed) */		
1121 //	ST1	//ARM64Op_st1_single_structure_8_bit_register_offset,	/* 0	x0D
1122 //	ST3	//ARM64Op_st3_single_structure_8_bit_register_offset,	/* 0	x0D
1123 //	ST1	//ARM64Op_st1_single_structure_16_bit_register_offset,	/* (30x0
1124 //	ST3	//ARM64Op_st3_single_structure_16_bit_register_offset,		Dx0E
1125 //	ST1	//ARM64Op_st1_single_structure_32_bit_register_offset,		30x0
112€ //	ST1	//ARM64Op_st1_single_structure_64_bit_register_offset,		30x0
1127 //	ST3	//ARM64Op_st3_single_structure_32_bit_register_offset,	/* (Dx0E

1 in_use	Opcode	//Opcode BIN	NARY OI
1128 //	ST3	//ARM64Op_st3_single_structure_64_bit_register_offset,	/* 0x0E
1129 //	ST1	//ARM64Op_st1_single_structure_8_bit_immediate_offset,	/* 0x(
113(//	ST3	//ARM64Op_st3_single_structure_8_bit_immediate_offset,	/* 0x(
1131 //	ST1	//ARM64Op_st1_single_structure_16_bit_immediate_offse	t, /* 0x
1132 //	ST3	//ARM64Op_st3_single_structure_16_bit_immediate_offse	t, /* 0x
1133 //	ST1	//ARM64Op_st1_single_structure_32_bit_immediate_offset	t, /* 0x
1134 //	ST1	//ARM64Op_st1_single_structure_64_bit_immediate_offse	t, /* 0x
1135 //	ST3	//ARM64Op_st3_single_structure_32_bit_immediate_offset	t, /* 0x
1136 //	ST3	//ARM64Op_st3_single_structure_64_bit_immediate_offset	t, /* 0x
1137 //	ST2	//ARM64Op_st2_single_structure_8_bit_register_offset,	/* 0x0D
1138 //	ST4	//ARM64Op_st4_single_structure_8_bit_register_offset,	/* 0x0D
1139 //	ST2	//ARM64Op_st2_single_structure_16_bit_register_offset,	/* 0x0E
114(//	ST4	//ARM64Op_st4_single_structure_16_bit_register_offset,	/* 0x0E
1141 //	ST2	//ARM64Op_st2_single_structure_32_bit_register_offset,	/* 0x0E
1142 //	ST2	//ARM64Op_st2_single_structure_64_bit_register_offset,	/* 0x0E
1143 🖊	ST4	//ARM64Op_st4_single_structure_32_bit_register_offset,	/* 0x0E
1144 //	ST4	//ARM64Op_st4_single_structure_64_bit_register_offset,	/* 0x0E
1145 //	ST2	//ARM64Op_st2_single_structure_8_bit_immediate_offset,	/* 0x(
114€ //	ST4	//ARM64Op_st4_single_structure_8_bit_immediate_offset,	/* 0x(
1147 //	ST2	//ARM64Op_st2_single_structure_16_bit_immediate_offset	t, /* 0x
1148 //	ST4	//ARM64Op_st4_single_structure_16_bit_immediate_offse	
1148 //	ST2	//ARM64Op_st2_single_structure_32_bit_immediate_offse	
115(//	ST2	//ARM64Op_st2_single_structure_64_bit_immediate_offse	
1151 //	ST4	//ARM64Op_st4_single_structure_32_bit_immediate_offse	
1152 //	ST4	//ARM64Op_st4_single_structure_64_bit_immediate_offse	
1153 //	LD1	//ARM64Op_ld1_single_structure_8_bit_register_offset,	/* 0x0D
1154 //	LD3	//ARM64Op_ld3_single_structure_8_bit_register_offset,	/* 0x0D
1155 //	LD1	//ARM64Op_ld1_single_structure_16_bit_register_offset,	/* 0x0E
1156 //	LD3	//ARM64Op_ld3_single_structure_16_bit_register_offset,	/* 0x0E
1157 //	LD1	//ARM64Op_ld1_single_structure_32_bit_register_offset,	/* 0x0E
1158 //	LD1	//ARM64Op_ld1_single_structure_64_bit_register_offset,	/* 0x0E
1159 //	LD3	//ARM64Op_ld3_single_structure_32_bit_register_offset,	/* 0x0E
116(//	LD3	//ARM64Op_ld3_single_structure_64_bit_register_offset,	/* 0x0E
1161 //	LD1R	//ARM64Op_ld1r_Register_offset, /* 0	0x0DC0C00C

1 in_use	Opcode	//Opcode	BINARY OI
1162 //	LD3R	//ARM64Op_ld3r_Register_offset,	/* 0x0DC0E000
1163 //	LD1	//ARM64Op_ld1_single_structure_8_bit_immediate_of	fset, /* 0x(
1164 //	LD3	//ARM64Op_ld3_single_structure_8_bit_immediate_of	fset, /* 0x(
1165 //	LD1	//ARM64Op_ld1_single_structure_16_bit_immediate_d	offset, /* 0x
1166 //	LD3	//ARM64Op_ld3_single_structure_16_bit_immediate_d	offset, /* 0x
1167 //	LD1	//ARM64Op_ld1_single_structure_32_bit_immediate_d	offset, /* 0x
1168 //	LD1	//ARM64Op_ld1_single_structure_64_bit_immediate_d	offset, /* 0x
1169 //	LD3	//ARM64Op_ld3_single_structure_32_bit_immediate_d	offset, /* 0x
117(//	LD3	//ARM64Op_ld3_single_structure_64_bit_immediate_d	offset, /* 0x
1171 //	LD1R	//ARM64Op_ld1r_Immediate_offset,	/* 0x0DDFC0(
1172 //	LD3R	//ARM64Op_ld3r_Immediate_offset,	/* 0x0DDFE0(
1178 🖊	LD2	//ARM64Op_ld2_single_structure_8_bit_register_offse	et, /* 0x0D
1174 //	LD4	//ARM64Op_ld4_single_structure_8_bit_register_offse	et, /* 0x0D
1175 //	LD2	//ARM64Op_ld2_single_structure_16_bit_register_offs	set, /* 0x0E
1176 //	LD4	//ARM64Op_ld4_single_structure_16_bit_register_offs	et, /* 0x0E
1177 //	LD2	//ARM64Op_ld2_single_structure_32_bit_register_offs	et, /* 0x0E
1178 //	LD2	//ARM64Op_ld2_single_structure_64_bit_register_offs	set, /* 0x0Γ
1179 //	LD4	//ARM64Op_ld4_single_structure_32_bit_register_offs	et, /* 0x0Γ
118(//	LD4	//ARM64Op_ld4_single_structure_64_bit_register_offs	et, /* 0x0Γ
1181 //	LD2R	//ARM64Op_ld2r_Register_offset,	/* 0x0DE0C000
1182 //	LD4R	//ARM64Op_ld4r_Register_offset,	/* 0x0DE0E000
1183 //	LD2	//ARM64Op_ld2_single_structure_8_bit_immediate_of	fset, /* 0x(
1184 //	LD4	//ARM64Op_ld4_single_structure_8_bit_immediate_of	fset, /* 0x(
118ŧ //	LD2	//ARM64Op_ld2_single_structure_16_bit_immediate_d	offset, /* 0x
1186 //	LD4	//ARM64Op_ld4_single_structure_16_bit_immediate_d	
1187 //	LD2	//ARM64Op_ld2_single_structure_32_bit_immediate_d	offset, /* 0x
1188 //	LD2	//ARM64Op_ld2_single_structure_64_bit_immediate_d	
1186 //	LD4	//ARM64Op_ld4_single_structure_32_bit_immediate_d	
119(//	LD4	//ARM64Op_ld4_single_structure_64_bit_immediate_d	offset, /* 0x
1191 //	LD2R	//ARM64Op_ld2r_Immediate_offset,	/* 0x0DFFC00
1192 //	LD4R	//ARM64Op_ld4r_Immediate_offset,	/* 0x0DFFE0C

```
in use Opcode
                                                   //BINARY Opcode Opcodecomments
1
       UNALLOCATED
                                                   /* UNALLOCATED */
2
             BAD
                                                   0x00000000,/* BAD
                                                                        badinvalid operation */
3
       Branch.exception generation and syst /* Branch, exception generation and system Instruction */
4
          Compare Branch (immediate)
                                                   /* Compare Branch (immediate) */
5
             CBZ
                                                   0x34000000./* CBZ
6
                                                                        cbz W */
             CBNZ
                                                                         cbnz_W */
7
                                                   0x35000000,/* CBNZ
             CBZ
                                                                        cbz X */
8
                                                   0xB4000000,/* CBZ
             CBNZ
                                                   0xB5000000,/* CBNZ
                                                                         cbnz X */
9
          Test bit & branch (immediate)
                                                   /* Test bit & branch (immediate) */
10
             TBZ
                                                   0x36000000,/* TBZ
                                                                        tbz */
11
             TBNZ
                                                   0x37000000./* TBNZ
                                                                        tbnz */
12
          Conditional branch (immediate)
                                                   /* Conditional branch (immediate) */
13
             B_cond
                                                   0x54000000,/* B cond b cond */
14
          Exception generation
                                                   /* Exception generation */
15
16 //
             SVC
                                                   //0xD4000001./* SVC
                                                                          svc */
17 //
             HVC
                                                   //0xD4000002,/* HVC
                                                                          hvc */
18 //
             SMC
                                                   //0xD4000003./* SMC
                                                                          smc */
             BRK
19
                                                   0xD4200000,/* BRK
                                                                        brk */
20 //
             HLT
                                                   //0xD4400000,/* HLT
                                                                         hlt */
21 //
             DCPS1
                                                   //0xD4A00001,/* DCPS1
                                                                           dcps1 */
22 //
             DCPS2
                                                   //0xD4A00002,/* DCPS2
                                                                           dcps2 */
23 //
             DCPS3
                                                   //0xD4A00003,/* DCPS3
                                                                           dcps3 */
   //
24
          System
                                                   /* System */
   //
             MSR
25
                                                   //0xD500401F,/* MSR
                                                                          msr imm */
   //
             HINT
26
                                                   //0xD503201F,/* HINT
                                                                          hint */
27 //
             CLREX
                                                   //0xD503305F,/* CLREX clrex */
   //
28
             DSB
                                                   //0xD503309F,/* DSB
                                                                          dsb */
   //
             DMB
                                                                          dmb */
29
                                                   //0xD50330BF,/* DMB
   //
             ISB
                                                                         isb */
                                                   //0xD50330DF,/* ISB
30
31 //
             SYS
                                                   //0xD5080000,/* SYS
                                                                         sys */
32 //
             MSR
                                                                          msr */
                                                   //0xD5100000,/* MSR
33 //
             SYSL
                                                   //0xD5280000,/* SYSL
                                                                          sysl */
34 //
             MRS
                                                   //0xD5300000./* MRS
                                                                          mrs */
          Unconditional branch (register)
                                                   /* Unconditional branch (register) */
35
             BR
                                                   0xD61F0000,/* BR
                                                                        br */
36
37
             BLR
                                                   0xD63F0000,/* BLR
                                                                        blr */
```

```
in use Opcode
                                                  //BINARY Opcode Opcodecomments
1
                                                  0xD65F0000,/* RET
38
             RET
                                                                       ret */
   //
             ERET
                                                  //0xD69F03E0,/* ERET
                                                                         eret */
39
40 //
             DRPS
                                                  //0xD6BF03E0,/* DRPS
                                                                          drps */
41 //
          Unconditional branch (immediate)
                                                  /* Unconditional branch (immediate) */
42 //
             В
                                                                      b */
                                                  //0x14000000,/* B
   //
             BL
43
                                                  //0x94000000,/* BL
                                                                       bl */
       Loads and stores
44
                                                  /* Loads and stores */
          Load/store exclusive
                                                  /* Load/store exclusive */
45
             STXRB
                                                                        stxrb */
                                                  0x08000000./* STXRB
46
47
             STLXRB
                                                  0x08008000./* STLXRB
                                                                         stlxrb */
             LDXRB
                                                  0x08400000./* LDXRB
                                                                        ldxrb */
48
49
             LDAXRB
                                                  0x08408000./* LDAXRB | Idaxrb */
             STLRB
                                                                        stlrb */
                                                  0x08808000,/* STLRB
50
51
             LDARB
                                                  0x08C08000./* LDARB
                                                                         Idarb */
52
             STXRH
                                                  0x48000000./* STXRH
                                                                        stxrh */
             STLXRH
53
                                                  0x48008000./* STLXRH stlxrh */
             LDXRH
54
                                                  0x48400000,/* LDXRH
                                                                        ldxrh */
55
             LDAXRH
                                                  0x48408000./* LDAXRH | Idaxrh */
56
             STLRH
                                                  0x48808000./* STLRH
                                                                        stlrh */
57
             LDARH
                                                  0x48C08000,/* LDARH
                                                                        ldarh */
             STXR
                                                  0x88000000,/* STXR
                                                                        stxr W */
58
                                                                        stlxr_W */
             STLXR
59
                                                  0x88008000./* STLXR
             STXP
                                                  0x88200000./* STXP
                                                                        stxp W */
60
             STLXP
61
                                                  0x88208000./* STLXP
                                                                        stlxp W */
62
             LDXR
                                                  0x88400000./* LDXR
                                                                        ldxr W */
63
             LDAXR
                                                  0x88408000./* LDAXR
                                                                        Idaxr W */
64
             LDXP
                                                  0x88600000./* LDXP
                                                                        Idxp W */
65
             LDAXP
                                                  0x88608000./* LDAXP
                                                                        Idaxp W */
             STLR
                                                  0x88808000,/* STLR
                                                                       stlr W */
66
67
             LDAR
                                                  0x88C08000./* LDAR
                                                                        Idar W */
             STXR
68
                                                  0xC8000000,/* STXR
                                                                        stxr X */
             STLXR
69
                                                  0xC8008000,/* STLXR stlxr X */
             STXP
70
                                                  0xC8200000./* STXP
                                                                        stxp X */
             STLXP
71
                                                  0xC8208000./* STLXP
                                                                        stlxp X */
72
             LDXR
                                                  0xC8400000./* LDXR
                                                                        Idxr X */
73
             LDAXR
                                                  0xC8408000./* LDAXR
                                                                        ldaxr X */
             LDXP
                                                                        ldxp_X */
74
                                                  0xC8600000./* LDXP
```

```
in use Opcode
                                                   //BINARY Opcode
                                                                            Opcodecomments
1
75
             LDAXP
                                                    0xC8608000./* LDAXP
                                                                          Idaxp X */
              STLR
                                                   0xC8808000./* STLR
                                                                          stlr_X */
76
             LDAR
                                                   0xC8C08000,/* LDAR
77
                                                                          ldar_X */
78
          Load register (literal)
                                                   /* Load register (literal) */
             LDR
                                                   0x18000000./* LDR
                                                                         ldr_W */
79
             LDR
                                                                         Idr S */
80
                                                   0x1C000000,/* LDR
81
             LDR
                                                    0x58000000./* LDR
                                                                         ldr X */
             LDR
                                                    0x5C000000,/* LDR
                                                                         ldr_D */
82
                                                   0x98000000,/* LDRSW | Idrsw */
             LDRSW
83
             LDR
                                                    0x9C000000,/* LDR
                                                                         ldr_Q */
84
              PRFM
                                                    0xD8000000,/* PRFM
                                                                          prfm */
85
86
          Load/store no-allocate pair (offset)
                                                   /* Load/store no-allocate pair (offset) */
              STNP
                                                    0x28000000,/* STNP
87
                                                                          stnp_W */
             LDNP
88
                                                    0x28400000,/* LDNP
                                                                          Idnp W */
             STNP
                                                                          stnp_S */
89
                                                    0x2C000000,/* STNP
             LDNP
90
                                                    0x2C400000,/* LDNP
                                                                          Idnp S */
             STNP
                                                    0x6C000000,/* STNP
91
                                                                          stnp_D */
             LDNP
92
                                                   0x6C400000,/* LDNP
                                                                          Idnp D */
             STNP
93
                                                    0xA8000000,/* STNP
                                                                          stnp X */
             LDNP
94
                                                    0xA8400000,/* LDNP
                                                                          ldnp_X */
             STNP
95
                                                    0xAC000000,/* STNP
                                                                          stnp Q */
                                                                          Idnp Q */
             LDNP
                                                    0xAC400000./* LDNP
96
                                                   /* Load/store register pair (post-indexed) */
          Load/store register pair (post-indexed)
97
              STP
                                                                         stp post W */
                                                   0x28800000,/* STP
98
99
             LDP
                                                    0x28C00000,/* LDP
                                                                         Idp post W */
              STP
                                                    0x2C800000,/* STP
                                                                         stp post S */
100
             LDP
                                                    0x2CC00000,/* LDP
                                                                         Idp post S */
101
             LDPSW
                                                    0x68C00000./* LDPSW
                                                                           Idpsw post */
102
             STP
                                                    0x6C800000./* STP
                                                                         stp post D */
103
             LDP
                                                    0x6CC00000./* LDP
                                                                         Idp post D */
104
             STP
                                                    0xA8800000,/* STP
                                                                         stp post X */
105
             LDP
106
                                                    0xA8C00000,/* LDP
                                                                         Idp post X */
             STP
                                                    0xAC800000,/* STP
                                                                         stp_post_Q */
107
             LDP
                                                    0xACC00000,/* LDP
                                                                          Idp post Q */
108
          Load/store register pair (offset)
                                                   /* Load/store register pair (offset) */
109
```

1	in use Opcode	//BINARY Opcode Opcodecomments
110	- .	0x29000000,/* STP stp off W */
111		0x29400000,/* LDP ldp_off_W */
112		0x2D000000,/* STP
113		0x2D400000,/* LDP ldp off S */
114		0x69400000,/* LDPSW Idpsw off */
115		0x6D000000,/* STP stp_off_D */
116		0x6D400000,/* LDP ldp_off_D */
117		0xA9000000,/* STP stp_off_X */
118		0xA9400000,/* LDP ldp off X */
119		0xAD000000,/* STP stp_off_Q */
120		0xAD400000,/* LDP ldp_off_Q */
121	Load/store register pair (pre-indexe	•
122		0x29800000,/* STP
123	LDP	0x29C00000,/* LDP
124	STP	0x2D800000,/* STP
125	LDP	0x2DC00000,/* LDP ldp_pre_S */
126	LDPSW	0x69C00000,/* LDPSW
127	STP	0x6D800000,/* STP
128	LDP	0x6DC00000,/* LDP
129	STP	0xA9800000,/* STP
130	LDP	0xA9C00000,/* LDP ldp_pre_X */
131	STP	0xAD800000,/* STP
132	LDP	0xADC00000,/* LDP
133	Load/store register (unscaled imme	diate) /* Load/store register (unscaled immediate) */
134	STURB	0x38000000,/* STURB sturb */
135	LDURB	0x38400000,/* LDURB Idurb */
136	LDURSB	0x38800000,/* LDURSB Idursb_X */
137	LDURSB	0x38C00000,/* LDURSB Idursb_W */
138	STUR	0x3C000000,/* STUR stur_B */
139	LDUR	0x3C400000,/* LDUR Idur_B */
140	STUR	0x3C800000,/* STUR stur_Q */
141	LDUR	0x3CC00000,/* LDUR Idur_Q */
142	STURH	0x78000000,/* STURH sturh */
143	LDURH	0x78400000,/* LDURH Idurh */
144	LDURSH	0x78800000,/* LDURSH Idursh_X */
145	LDURSH	0x78C00000,/* LDURSH Idursh_W */
146	STUR	0x7C000000,/* STUR stur_H */
147	LDUR	0x7C400000,/* LDUR Idur_H */

```
in use Opcode
                                                 //BINARY Opcode
                                                                         Opcodecomments
1
                                                 0xB8000000,/* STUR
148
             STUR
                                                                       stur W */
             LDUR
                                                 0xB8400000./* LDUR
                                                                       Idur W */
149
             LDURSW
                                                 0xB8800000,/* LDURSW Idursw */
150
             STUR
                                                                       stur S */
                                                 0xBC000000,/* STUR
151
             LDUR
                                                 0xBC400000,/* LDUR
                                                                       Idur_S */
152
             STUR
                                                 0xF8000000,/* STUR
                                                                       stur X */
153
             LDUR
                                                 0xF8400000,/* LDUR
                                                                       Idur X */
154
             PRFUM
                                                                       prfum */
155
                                                 0xF8800000,/* PRFUM
             STUR
                                                                       stur D */
                                                 0xFC000000./* STUR
156
             LDUR
                                                 0xFC400000,/* LDUR
                                                                       Idur D */
157
          Load/store register (immediate post-indexe /* Load/store register (immediate post-indexed) */
158
                                                                      strb_post */
             STRB
                                                 0x38000400,/* STRB
159
             LDRB
                                                                      Idrb post */
160
                                                 0x38400400,/* LDRB
             LDRSB
                                                 0x38800400,/* LDRSB
                                                                       Idrsb post X */
161
             LDRSB
                                                 0x38C00400,/* LDRSB
                                                                       Idrsb post W */
162
             STR
                                                 0x3C000400,/* STR
                                                                      str post B */
163
             LDR
                                                 0x3C400400,/* LDR
                                                                      Idr post B */
164
             STR
                                                                      str post Q */
165
                                                 0x3C800400./* STR
             LDR
                                                                      Idr post Q */
                                                 0x3CC00400,/* LDR
166
             STRH
                                                                      strh post */
                                                 0x78000400,/* STRH
167
             LDRH
                                                 0x78400400,/* LDRH
                                                                      Idrh post */
168
             LDRSH
                                                 0x78800400,/* LDRSH
                                                                       Idrsh post X */
169
             LDRSH
                                                                       Idrsh post W */
170
                                                 0x78C00400,/* LDRSH
             STR
                                                                      str post H */
                                                 0x7C000400,/* STR
171
             LDR
                                                                      Idr post H */
                                                 0x7C400400,/* LDR
172
             STR
                                                 0xB8000400,/* STR
                                                                      str post W */
173
             LDR
                                                                      Idr post W */
                                                 0xB8400400./* LDR
174
             LDRSW
                                                 0xB8800400,/* LDRSW | Idrsw post */
175
             STR
                                                 0xBC000400,/* STR
                                                                      str post S */
176
             LDR
                                                 0xBC400400,/* LDR
                                                                      Idr post S */
177
             STR
                                                 0xF8000400,/* STR
                                                                      str post X */
178
             LDR
                                                                      Idr post X */
                                                 0xF8400400,/* LDR
179
             STR
                                                 0xFC000400./* STR
                                                                      str post D */
180
             LDR
                                                 0xFC400400./* LDR
                                                                      Idr post D */
181
                                                 /* Load/store register (unprivileged) */
          Load/store register (unprivileged)
182
             STTRB
                                                 0x38000800,/* STTRB
                                                                       sttrb */
183
             LDTRB
                                                                       ldtrb */
                                                 0x38400800,/* LDTRB
184
             LDTRSB
                                                 185
```

```
in use Opcode
                                                  //BINARY Opcode
                                                                          Opcodecomments
1
186
             LDTRSB
                                                  0x38C00800,/* LDTRSB | Idtrsb W */
             STTRH
                                                  0x78000800,/* STTRH
                                                                        sttrh */
187
             LDTRH
                                                                        ldtrh */
188
                                                  0x78400800,/* LDTRH
             LDTRSH
                                                  0x78800800,/* LDTRSH ldtrsh X */
189
             LDTRSH
                                                  0x78C00800,/* LDTRSH Idtrsh W */
190
             STTR
                                                  0xB8000800,/* STTR
                                                                        sttr W */
191
             LDTR
                                                  0xB8400800,/* LDTR
                                                                        Idtr W */
192
             LDTRSW
                                                  0xB8800800,/* LDTRSW | Idtrsw */
193
             STTR
                                                                        sttr_X */
                                                  0xF8000800./* STTR
194
             LDTR
                                                  0xF8400800,/* LDTR
                                                                        Idtr X */
195
          Load/store register (immediate pre-indexec /* Load/store register (immediate pre-indexed) */
196
             STRB
                                                                        strb pre */
                                                  0x38000C00,/* STRB
197
             LDRB
                                                  0x38400C00,/* LDRB
198
                                                                        Idrb pre */
             LDRSB
                                                  0x38800C00,/* LDRSB
                                                                         Idrsb pre X */
199
             LDRSB
                                                  0x38C00C00,/* LDRSB
                                                                         Idrsb pre W */
200
             STR
                                                  0x3C000C00,/* STR
                                                                        str pre B */
201
             LDR
                                                  0x3C400C00,/* LDR
                                                                        Idr pre B */
202
             STR
                                                  0x3C800C00./* STR
203
                                                                        str pre Q */
             LDR
                                                                        Idr pre Q */
                                                  0x3CC00C00,/* LDR
204
             STRH
                                                                        strh pre */
                                                  0x78000C00,/* STRH
205
             LDRH
                                                  0x78400C00,/* LDRH
                                                                        Idrh pre */
206
             LDRSH
                                                  0x78800C00,/* LDRSH
                                                                         Idrsh pre X */
207
             LDRSH
                                                  0x78C00C00,/* LDRSH
                                                                         Idrsh pre W */
208
             STR
                                                  0x7C000C00,/* STR
                                                                        str pre H */
209
             LDR
                                                  0x7C400C00,/* LDR
                                                                        Idr pre H */
210
             STR
                                                  0xB8000C00./* STR
                                                                        str pre W */
211
             LDR
                                                                       Idr_pre_W */
                                                  0xB8400C00./* LDR
212
             LDRSW
                                                                         Idrsw pre */
213
                                                  0xB8800C00,/* LDRSW
             STR
                                                  0xBC000C00,/* STR
                                                                        str pre S */
214
             LDR
                                                  0xBC400C00,/* LDR
                                                                        Idr pre S */
215
             STR
                                                  0xF8000C00,/* STR
                                                                       str pre X */
216
             LDR
                                                  0xF8400C00,/* LDR
                                                                       Idr pre X */
217
             STR
                                                  0xFC000C00,/* STR
                                                                        str pre D */
218
             LDR
                                                  0xFC400C00./* LDR
                                                                        Idr pre D*/
219
                                                  /* Load/store register (register offset) */
          Load/store register (register offset)
220
             STRB
                                                  0x38200800,/* STRB
                                                                        strb off */
221
             LDRB
                                                                        Idrb off */
222
                                                  0x38600800,/* LDRB
             LDRSB
223
                                                  0x38A00800,/* LDRSB
                                                                        Idrsb off X */
```

1 in_use	e Opcode	//BINARY Opcode Opcodecomments
224	LDRSB	0x38E00800,/* LDRSB ldrsb_off_W */
225	STR	0x3C200800,/* STR str_off_B */
226	LDR	0x3C600800,/* LDR ldr_off_B */
227	STR	0x3CA00800,/* STR str_off_Q */
228	LDR	0x3CE00800,/* LDR Idr_off_Q */
229	STRH	0x78200800,/* STRH strh_off */
230	LDRH	0x78600800,/* LDRH
231	LDRSH	0x78A00800,/* LDRSH ldrsh_off_X */
232	LDRSH	0x78E00800,/* LDRSH ldrsh_off_W */
233	STR	0x7C200800,/* STR str_off_H */
234	LDR	0x7C600800,/* LDR
235	STR	0xB8200800,/* STR str_off_W */
236	LDR	0xB8600800,/* LDR
237	LDRSW	0xB8A00800,/* LDRSW
238	STR	0xBC200800,/* STR str_off_S */
239	LDR	0xBC600800,/* LDR Idr_off_S */
240	STR	0xF8200800,/* STR str_off_D */
241	LDR	0xF8600800,/* LDR
243	STR	0xFC200800,/* STR str_off_D */
244	LDR	0xFC600800,/* LDR
242	PRFM	0xF8A00800,/* PRFM
245	Load/store register (unsigned immediate)	/* Load/store register (unsigned immediate) */
246	STRB	0x39000000,/* STRB
247	LDRB	0x39400000,/* LDRB
248	LDRSB	0x39800000,/* LDRSB Idrsb_imm_X */
249	LDRSB	0x39C00000,/* LDRSB Idrsb_imm_W */
250	STR	0x3D000000,/* STR
251	LDR	0x3D400000,/* LDR
252	STR	0x3D800000,/* STR
253	LDR	0x3DC00000,/* LDR
254	STRH	0x79000000,/* STRH strh_imm */
255	LDRH	0x79400000,/* LDRH
256	LDRSH	0x79800000,/* LDRSH
257	LDRSH	0x79C00000,/* LDRSH
258	STR	0x7D000000,/* STR
259	LDR	0x7D400000,/* LDR
260	STR	0xB9000000,/* STR
261	LDR	0xB9400000,/* LDR ldr_imm_W */

LDRSW	1 in_use	Opcode	//BINARY Opcod	le Opcodecomments
264 LDR 0xBD400000," LDR Id_imm_S */ 266 STR 0xF9000000," STR str_imm_X */ 268 LDR 0xF9000000," LDR Idr_imm_X */ 268 STR 0xFD400000," LDR Idr_imm_D */ 269 LDR 0xFD400000," LDR Idr_imm_D */ 267 PRFM 0xFD400000," LDR Idr_imm_D */ 270 Data processing – Immediate /* PB400000," PRFM prfm_imm */ 271 PC-rel. addressing /* PC-rel. addressing */ 272 ADR 0x10000000," ADR adr */ 273 ADRP 0x9000000," ADR adr */ 274 Add/subtract (immediate) /* Add/subtract (immediate) */ 275 ADD 0x11000000," ADR add_imm_W */ 276 ADDS 0x31000000," ADDS adds_imm_W */ 277 SUB 0x51000000," SUBS subs_imm_W */ 278 SUBS 0x71000000," ADDS adds_imm_X */ 279 ADD 0x81000000," ADDS add_imm_X */ 281	262	LDRSW	0xB9800000,/* LDRSW	/ Idrsw_imm */
265 STR 0xF9000000,* STR str_imm_X */ 266 LDR 0xF9400000,* LDR ldr_imm_X */ 268 STR 0xFD000000,* STR str_imm_D */ 269 LDR 0xFD400000,* LDR ldr_imm_D */ 267 PRFM 0xF9800000,* PRFM prfm_imm */ 270 Data processing – Immediate /* Data processing – Immediate */ 271 PC-rel. addressing /* PC-rel. addressing */ 272 ADR 0x10000000,* ADR addr */ 273 ADRP 0x9000000,* ADR addr */ 274 Add/subtract (immediate) /* Add/subtract (immediate) */ 275 ADD 0x11000000,* ADD add_simm_W */ 276 ADDS 0x31000000,* ADD adds_imm_W */ 277 SUB 0x51000000,* SUB sub_imm_W */ 278 SUBS 0x71000000,* SUB sub_imm_W */ 279 ADD 0x81000000,* ADD adds_imm_X */ 280 ADDS 0x81000000,* ADD adds_imm_X */ 281 SUB 0x91000000,* ADD adds_imm_X */ 282 SUBS	263	STR	0xBD000000,/* STR	str_imm_S */
266 LDR 0xF9400000,** LDR Idr_imm_X */ 268 STR 0xFD000000,** STR str_imm_D */ 269 LDR 0xFD400000,** LDR Idr_imm_D */ 267 PRFM 0xF98000000,** PRFM prfm_imm */ 270 Data processing – Immediate /* Data processing – Immediate */ 271 PC-rel. addressing /* PC-rel. addressing */ 272 ADR 0x1000000,** ADR adr */ 273 ADRP 0x90000000,* ADR adr p* */ 274 Add/subtract (immediate) /* Add/subtract (immediate) */ 275 ADD 0x11000000,** ADD adds_imm_W */ 276 ADDS 0x31000000,** ADD adds_imm_W */ 277 SUB 0x51000000,** SUB sub_imm_W */ 278 SUBS 0x7100000,** SUB sub_imm_W */ 279 ADD 0x91000000,** SUB sub_imm_X */ 280 ADDS 0x91000000,** SUB sub_imm_X */ 281 SUB 0xD1000000,** SUB sub_imm_X */ 282 </td <td>264</td> <td>LDR</td> <td>0xBD400000,/* LDR</td> <td>ldr_imm_S */</td>	264	LDR	0xBD400000,/* LDR	ldr_imm_S */
268 STR 0xFD000000,* STR str_imm_D */ 269 LDR 0xFD400000,* LDR Idr_imm_D */ 267 PRFM 0xF9800000,* PRFM prfm_imm */ 270 Data processing – Immediate /* Data processing – Immediate */ 271 PC-rel. addressing /* PC-rel. addressing */ 272 ADR 0x10000000,* ADR adr adr */ 273 ADRP 0x9000000,* ADR addr adr */ 274 Add/subtract (immediate) /* Add/subtract (immediate) */ 275 ADD 0x11000000,* ADR add_imm_W */ 276 ADDS 0x31000000,* SUB sub_imm_W */ 277 SUB 0x51000000,* SUB sub_imm_W */ 278 SUBS 0x71000000,* SUB sub_imm_W */ 279 ADD 0x91000000,* ADD add_imm_X */ 280 ADDS 0xB1000000,* SUB sub_imm_X */ 281 SUB 0xP1000000,* SUB sub_imm_X */ 282 SUBS 0xF1000000,* SUB sub_imm_X */ 283 Logical (immediate) /* Logical (immediate) */ 284 AND 0x12000000,* SUB sub	265	STR	0xF9000000,/* STR	str_imm_X */
268 STR 0xFD000000,* STR str_imm_D */ 269 LDR 0xFD400000,* LDR Idr_imm_D */ 267 PRFM 0xF9800000,* PRFM prfm_imm */ 270 Data processing – Immediate /* Data processing – Immediate */ 271 PC-rel. addressing /* PC-rel. addressing */ 272 ADR 0x10000000,* ADR adr adr */ 273 ADRP 0x9000000,* ADR addr adr */ 274 Add/subtract (immediate) /* Add/subtract (immediate) */ 275 ADD 0x11000000,* ADR add_imm_W */ 276 ADDS 0x31000000,* SUB sub_imm_W */ 277 SUB 0x51000000,* SUB sub_imm_W */ 278 SUBS 0x71000000,* SUB sub_imm_W */ 279 ADD 0x91000000,* ADD add_imm_X */ 280 ADDS 0xB1000000,* SUB sub_imm_X */ 281 SUB 0xP1000000,* SUB sub_imm_X */ 282 SUBS 0xF1000000,* SUB sub_imm_X */ 283 Logical (immediate) /* Logical (immediate) */ 284 AND 0x12000000,* SUB sub	266	LDR	0xF9400000,/* LDR	ldr_imm_X */
Data processing - Immediate	268	STR	0xFD000000,/* STR	str_imm_D */
Data processing - Immediate	269	LDR	0xFD400000,/* LDR	ldr_imm_D */
271 PC-rel. addressing /* PC-rel. addressing */ 272 ADR 0x10000000,/* ADR adr */ 273 ADRP 0x90000000,/* ADRP adrp */ 274 Add/subtract (immediate) /* Add/subtract (immediate) */ 275 ADD 0x11000000,/* ADD add imm_W */ 276 ADDS 0x31000000,/* ADDS adds_imm_W */ 277 SUB 0x51000000,/* SUB sub_imm_W */ 278 SUBS 0x71000000,/* ADD add_imm_X */ 279 ADD 0x91000000,/* ADD add_imm_X */ 280 ADDS 0xB1000000,/* ADDS adds_imm_X */ 281 SUB 0xD1000000,/* ADDS adds_imm_X */ 282 SUBS 0xF1000000,/* SUBS sub_imm_X */ 283 Logical (immediate) /* Logical (immediate) */ 284 AND 0x1200000,/* SUBS subs_imm_X */ 285 ORR 0x5200000,/* AND and_imm_W */ 286 EOR 0x52000000,/* AND and_imm_W */ 288	267	PRFM	0xF9800000,/* PRFM	prfm_imm */
272 ADR 0x10000000/* ADR adr */ 273 ADRP 0x90000000/* ADRP adrp */ 274 Add/subtract (immediate) /* Add/subtract (immediate) */ 275 ADD 0x11000000/* ADD add_imm_W */ 276 ADDS 0x31000000/* ADD add_imm_W */ 277 SUB 0x51000000/* SUB sub_imm_W */ 278 SUBS 0x71000000/* SUBS sub_imm_W */ 279 ADD 0x91000000/* ADD add_imm_X */ 280 ADDS 0xB1000000/* SUBS subs_imm_W */ 281 SUB 0xD1000000/* SUB sub_imm_X */ 282 SUBS 0xF1000000/* SUB sub_imm_X */ 283 Logical (immediate) /* Logical (immediate) */ 284 AND 0x12000000/* AND and_imm_W */ 285 ORR 0x52000000/* AND and_imm_W */ 286 EOR 0x52000000/* AND and_imm_W */ 287 ANDS 0x72000000/* AND and_imm_W */ 288 AND	270 Dat	a processing – Immediate	/* Data processing – Im	nmediate */
273 ADRP 0x90000000,* ADRP adrp */ 274 Add/subtract (immediate) /* Add/subtract (immediate) */ 275 ADD 0x11000000,* ADD add_imm_W */ 276 ADDS 0x31000000,* ADD adds_imm_W */ 277 SUB 0x51000000,* SUBS sub_imm_W */ 278 SUBS 0x71000000,* SUBS subs_imm_W */ 279 ADD 0x91000000,* ADD add_imm_X */ 280 ADDS 0xB1000000,* ADD adds_imm_X */ 281 SUB 0xD1000000,* ADD adds_imm_X */ 282 SUBS 0xB1000000,* SUB sub_imm_X */ 283 Logical (immediate) /* Logical (immediate) */ 284 AND 0x12000000,* SUB sub_imm_X */ 285 ORR 0x12000000,* SUB sub_imm_X */ 286 EOR 0x12000000,* AND and_imm_W */ 286 EOR 0x52000000,* AND and_imm_W */ 289 ORR 0x52000000,* AND ands_imm_X */ 289	271 P	C-rel. addressing	/* PC-rel. addressing */	
274 Add/subtract (immediate) /* Add/subtract (immediate) */ 275 ADD 0x11000000,/* ADD add_imm_W */ 276 ADDS 0x31000000,/* ADDS adds_imm_W */ 277 SUB 0x51000000,/* SUBS sub_imm_W */ 278 SUBS 0x71000000,/* SUBS subs_imm_W */ 279 ADD 0x91000000,/* ADDS add_imm_X */ 280 ADDS 0xB1000000,/* ADDS adds_imm_X */ 281 SUB 0xD1000000,/* ADDS adds_imm_X */ 282 SUBS 0xF1000000,/* SUB subs_imm_X */ 283 Logical (immediate) /* Logical (immediate) */ 284 AND 0x12000000,/* SUB subs_imm_X */ 285 ORR 0x12000000,/* ORR orr_imm_W */ 286 EOR 0x32000000,/* ORR orr_imm_W */ 287 ANDS 0x72000000,/* ANDS ands_imm_W */ 288 AND 0x92000000,/* ANDS ands_imm_X */ 289 ORR 0xB2000000,/* ANDS ands_imm_X */ <tr< td=""><td>272</td><td>ADR</td><td>0x10000000,/* ADR</td><td>adr */</td></tr<>	272	ADR	0x10000000,/* ADR	adr */
275 ADD 0x1100000,/* ADD add_imm_W */ 276 ADDS 0x3100000,/* ADDS adds_imm_W */ 277 SUB 0x51000000,/* SUB sub_imm_W */ 278 SUBS 0x71000000,/* SUBS sub_imm_W */ 279 ADD 0x91000000,/* ADD add_imm_X */ 280 ADDS 0xB1000000,/* ADD adds_imm_X */ 281 SUB 0xD1000000,/* SUB sub_imm_X */ 282 SUBS 0xF1000000,/* SUBS subs_imm_X */ 283 Logical (immediate) /* Logical (immediate) */ 284 AND 0x12000000,/* AND and_imm_W */ 285 ORR 0x32000000,/* ORR orr_imm_W */ 286 EOR 0x52000000,/* AND ands_imm_W */ 287 ANDS 0x72000000,/* AND ands_imm_W */ 289 ORR 0xB2000000,/* AND ands_imm_X */ 290 EOR 0xD200000,/* AND ands_imm_X */ 291 ANDS 0xF2000000,/* BOR orr_imm_X */	273	ADRP	0x90000000,/* ADRP	adrp */
276 ADDS 0x31000000,/* ADDS adds_imm_W */ 277 SUB 0x51000000,/* SUB sub_imm_W */ 278 SUBS 0x71000000,/* SUBS subs_imm_W */ 279 ADD 0x91000000,/* ADD add_imm_X */ 280 ADDS 0xB1000000,/* ADDS adds_imm_X */ 281 SUB 0xD1000000,/* SUB sub_imm_X */ 282 SUBS 0xF1000000,/* SUBS subs_imm_X */ 283 Logical (immediate) /* Logical (immediate) */ 284 AND 0x12000000,/* AND and_imm_W */ 285 ORR 0x32000000,/* AND and_imm_W */ 286 EOR 0x52000000,/* AND and_imm_W */ 287 ANDS 0x72000000,/* AND and_imm_W */ 288 AND 0x92000000,/* AND and_imm_X */ 289 ORR 0xB2000000,/* ORR orr_imm_X */ 290 EOR 0xD2000000,/* ANDS ands_imm_X */ 291 ANDS 0xF2000000,/* ANDS ands_imm_X */ 292 Move wide (immediate) /* Move wide (immediate) */	274 A	dd/subtract (immediate)	/* Add/subtract (immed	iate) */
277 SUB 0x51000000,/* SUB sub_imm_W */ 278 SUBS 0x71000000,/* SUBS sub_imm_W */ 279 ADD 0x91000000,/* ADD add_imm_X */ 280 ADDS 0xB1000000,/* ADDS adds_imm_X */ 281 SUB 0xD1000000,/* SUB sub_imm_X */ 282 SUBS 0xF1000000,/* SUBS sub_imm_X */ 283 Logical (immediate) /* Logical (immediate) */ 284 AND 0x12000000,/* AND and_imm_W */ 285 ORR 0x32000000,/* ORR orr_imm_W */ 286 EOR 0x52000000,/* ORR orr_imm_W */ 287 ANDS 0x72000000,/* ANDS ands_imm_W */ 288 AND 0x92000000,/* AND and_imm_X */ 289 ORR 0xB2000000,/* ORR orr_imm_X */ 290 EOR 0xD2000000,/* ORR orr_imm_X */ 291 ANDS 0xF2000000,/* ANDS ands_imm_X */ 292 Move wide (immediate) / Move wide (immediate) /	275	ADD	0x11000000,/* ADD	add_imm_W */
278 SUBS 0x71000000,/* SUBS subs_imm_W */ 279 ADD 0x91000000,/* ADD add_imm_X */ 280 ADDS 0xB1000000,/* ADDS adds_imm_X */ 281 SUB 0xD1000000,/* SUB sub_imm_X */ 282 SUBS 0xF1000000,/* SUBS subs_imm_X */ 283 Logical (immediate) /* Logical (immediate) */ 284 AND 0x12000000,/* AND and_imm_W */ 285 ORR 0x32000000,/* ORR orr_imm_W */ 286 EOR 0x52000000,/* ANDS ands_imm_W */ 287 ANDS 0x72000000,/* ANDS ands_imm_W */ 288 AND 0x9200000,/* AND and_imm_X */ 289 ORR 0xB2000000,/* ORR orr_imm_X */ 290 EOR 0xD2000000,/* AND ands_imm_X */ 291 ANDS 0xF2000000,/* ANDS ands_imm_X */ 292 Move wide (immediate) /* Move wide (immediate) */ 293 MOVN 0x12800000,/* MOVN movn_W */ <td< td=""><td>276</td><td>ADDS</td><td>0x31000000,/* ADDS</td><td>adds_imm_W */</td></td<>	276	ADDS	0x31000000,/* ADDS	adds_imm_W */
279 ADD 0x91000000,/* ADD add_imm_X */ 280 ADDS 0xB1000000,/* ADDS adds_imm_X */ 281 SUB 0xD1000000,/* SUB sub_imm_X */ 282 SUBS 0xF1000000,/* SUBS subs_imm_X */ 283 Logical (immediate) /* Logical (immediate) */ 284 AND 0x12000000,/* AND and_imm_W */ 285 ORR 0x32000000,/* ORR orr_imm_W */ 286 EOR 0x52000000,/* AND and_imm_W */ 287 ANDS 0x72000000,/* AND and_imm_W */ 288 AND 0x92000000,/* AND and_imm_X */ 289 ORR 0xB2000000,/* ORR orr_imm_X */ 290 EOR 0xD2000000,/* ANDS ands_imm_X */ 291 ANDS 0xF2000000,/* ANDS ands_imm_X */ 292 Move wide (immediate) /* Move wide (immediate) */ 293 MOVN 0x12800000,/* ANDS ands_imm_X */ 294 MOVZ 0x52800000,/* MOVN movz_W */ 295 MOVK 0x92800000,/* MOVN movz_W */	277	SUB	0x51000000,/* SUB	sub_imm_W */
280 ADDS 0xB1000000,/* ADDS adds_imm_X */ 281 SUB 0xD1000000,/* SUB sub_imm_X */ 282 SUBS 0xF1000000,/* SUBS subs_imm_X */ 283 Logical (immediate) /* Logical (immediate) */ 284 AND 0x12000000,/* AND and_imm_W */ 285 ORR 0x32000000,/* ORR orr_imm_W */ 286 EOR 0x52000000,/* EOR eor_imm_W */ 287 ANDS 0x72000000,/* ANDS ands_imm_W */ 288 AND 0x92000000,/* AND and_imm_X */ 289 ORR 0xB2000000,/* ORR orr_imm_X */ 290 EOR 0xD2000000,/* ANDS ands_imm_X */ 291 ANDS 0xF2000000,/* ANDS ands_imm_X */ 292 Move wide (immediate) /* Move wide (immediate) */ 293 MOVN 0x12800000,/* MOVN movz_W */ 294 MOVZ 0x52800000,/* MOVX movz_W */ 295 MOVK 0x72800000,/* MOVX movk_W */ 296 MOVN 0x92800000,/* MOVX movz_X */ 297	278	SUBS	0x71000000,/* SUBS	subs_imm_W */
281 SUB 0xD1000000,/* SUB sub_imm_X */ 282 SUBS 0xF1000000,/* SUBS subs_imm_X */ 283 Logical (immediate) /* Logical (immediate) */ 284 AND 0x12000000,/* AND and_imm_W */ 285 ORR 0x32000000,/* ORR orr_imm_W */ 286 EOR 0x52000000,/* EOR eor_imm_W */ 287 ANDS 0x72000000,/* ANDS ands_imm_W */ 288 AND 0x92000000,/* AND and_imm_X */ 289 ORR 0xB2000000,/* ORR orr_imm_X */ 290 EOR 0xD2000000,/* EOR eor_imm_X */ 291 ANDS 0xF2000000,/* ANDS ands_imm_X */ 292 Move wide (immediate) /* Move wide (immediate) */ 293 MOVN 0x12800000,/* MOVN movn_W */ 294 MOVZ 0x52800000,/* MOVN movz_W */ 295 MOVK 0x72800000,/* MOVN movp_X */ 296 MOVN 0x92800000,/* MOVN movz_X */ 297	279	ADD	0x91000000,/* ADD	add_imm_X */
282 SUBS 0xF1000000,/* SUBS subs_imm_X */ 283 Logical (immediate) /* Logical (immediate) */ 284 AND 0x12000000,/* AND and_imm_W */ 285 ORR 0x32000000,/* ORR orr_imm_W */ 286 EOR 0x52000000,/* EOR eor_imm_W */ 287 ANDS 0x72000000,/* ANDS ands_imm_W */ 288 AND 0x92000000,/* AND and_imm_X */ 289 ORR 0xB2000000,/* ORR orr_imm_X */ 290 EOR 0xD2000000,/* EOR eor_imm_X */ 291 ANDS 0xF2000000,/* ANDS ands_imm_X */ 292 Move wide (immediate) /* Move wide (immediate) */ 293 MOVN 0x12800000,/* MOVN movn_W */ 294 MOVZ 0x52800000,/* MOVX movz_W */ 295 MOVK 0x72800000,/* MOVK movk_W */ 296 MOVN 0x92800000,/* MOVX movz_X */ 297 MOVZ 0xD2800000,/* MOVK movk_X */	280	ADDS	0xB1000000,/* ADDS	adds_imm_X */
283 Logical (immediate) /* Logical (immediate) */ 284 AND 0x12000000,/* AND and_imm_W */ 285 ORR 0x32000000,/* ORR orr_imm_W */ 286 EOR 0x52000000,/* EOR eor_imm_W */ 287 ANDS 0x72000000,/* ANDS ands_imm_W */ 288 AND 0x92000000,/* AND and_imm_X */ 289 ORR 0xB2000000,/* ORR orr_imm_X */ 290 EOR 0xD2000000,/* EOR eor_imm_X */ 291 ANDS 0xF2000000,/* ANDS ands_imm_X */ 292 Move wide (immediate) /* Move wide (immediate) */ 293 MOVN 0x12800000,/* MOVN movn_W */ 294 MOVZ 0x52800000,/* MOVN movz_W */ 295 MOVK 0x72800000,/* MOVN movk_W */ 296 MOVN 0x92800000,/* MOVN movz_X */ 297 MOVZ 0xD2800000,/* MOVX movz_X */ 298 MOVK 0xF2800000,/* MOVK movk_X */	281	SUB	0xD1000000,/* SUB	sub_imm_X */
284 AND 0x12000000,/* AND and_imm_W */ 285 ORR 0x32000000,/* ORR orr_imm_W */ 286 EOR 0x52000000,/* EOR eor_imm_W */ 287 ANDS 0x72000000,/* ANDS ands_imm_W */ 288 AND 0x92000000,/* AND and_imm_X */ 289 ORR 0xB2000000,/* ORR orr_imm_X */ 290 EOR 0xD2000000,/* EOR eor_imm_X */ 291 ANDS 0xF2000000,/* ANDS ands_imm_X */ 292 Move wide (immediate) /* Move wide (immediate) */ 293 MOVN 0x12800000,/* MOVN movn_W */ 294 MOVZ 0x52800000,/* MOVZ movz_W */ 295 MOVK 0x72800000,/* MOVK movk_W */ 296 MOVN 0x92800000,/* MOVN movn_X */ 297 MOVZ 0xD2800000,/* MOVK movz_X */ 298 MOVK 0xF2800000,/* MOVK movk_X */	282	SUBS	0xF1000000,/* SUBS	subs_imm_X */
285 ORR 0x32000000,/* ORR orr_imm_W */ 286 EOR 0x52000000,/* EOR eor_imm_W */ 287 ANDS 0x72000000,/* ANDS ands_imm_W */ 288 AND 0x92000000,/* AND and_imm_X */ 289 ORR 0xB2000000,/* ORR orr_imm_X */ 290 EOR 0xD2000000,/* EOR eor_imm_X */ 291 ANDS 0xF2000000,/* ANDS ands_imm_X */ 292 Move wide (immediate) /* Move wide (immediate) */ 293 MOVN 0x12800000,/* MOVN movn_W */ 294 MOVZ 0x52800000,/* MOVZ movz_W */ 295 MOVK 0x72800000,/* MOVK movk_W */ 296 MOVN 0x92800000,/* MOVN movn_X */ 297 MOVZ 0xD2800000,/* MOVK movz_X */ 298 MOVK 0xF2800000,/* MOVK movk_X */	283 L	ogical (immediate)	/* Logical (immediate) *	:/
286 EOR 0x52000000,/* EOR eor_imm_W */ 287 ANDS 0x72000000,/* ANDS ands_imm_W */ 288 AND 0x92000000,/* AND and_imm_X */ 289 ORR 0xB2000000,/* ORR orr_imm_X */ 290 EOR 0xD2000000,/* EOR eor_imm_X */ 291 ANDS 0xF2000000,/* ANDS ands_imm_X */ 292 Move wide (immediate) /* 293 MOVN 0x12800000,/* MOVN movn_W */ 294 MOVZ 0x52800000,/* MOVZ movz_W */ 295 MOVK 0x72800000,/* MOVK movk_W */ 296 MOVN 0x92800000,/* MOVN movn_X */ 297 MOVZ 0xD2800000,/* MOVZ movz_X */ 298 MOVK 0xF2800000,/* MOVK movk_X */	284		0x12000000,/* AND	and_imm_W */
287 ANDS 0x72000000,/* ANDS ands_imm_W */ 288 AND 0x92000000,/* AND and_imm_X */ 289 ORR 0xB2000000,/* ORR orr_imm_X */ 290 EOR 0xD2000000,/* EOR eor_imm_X */ 291 ANDS 0xF2000000,/* ANDS ands_imm_X */ 292 Move wide (immediate) /* Move wide (immediate) */ 293 MOVN 0x12800000,/* MOVN movn_W */ 294 MOVZ 0x52800000,/* MOVZ movz_W */ 295 MOVK 0x72800000,/* MOVK movk_W */ 296 MOVN 0x92800000,/* MOVN movn_X */ 297 MOVZ 0xD2800000,/* MOVZ movz_X */ 298 MOVK 0xF2800000,/* MOVK movk_X */	285	ORR	0x32000000,/* ORR	orr_imm_W */
288 AND 0x92000000,/* AND and_imm_X */ 289 ORR 0xB2000000,/* ORR orr_imm_X */ 290 EOR 0xD2000000,/* EOR eor_imm_X */ 291 ANDS 0xF2000000,/* ANDS ands_imm_X */ 292 Move wide (immediate) /* Move wide (immediate) */ 293 MOVN 0x12800000,/* MOVN movn_W */ 294 MOVZ 0x52800000,/* MOVZ movz_W */ 295 MOVK 0x72800000,/* MOVK movk_W */ 296 MOVN 0x92800000,/* MOVN movn_X */ 297 MOVZ 0xD2800000,/* MOVZ movz_X */ 298 MOVK 0xF2800000,/* MOVK movk_X */	286	EOR	0x52000000,/* EOR	eor_imm_W */
289 ORR 0xB2000000,/* ORR orr_imm_X */ 290 EOR 0xD2000000,/* EOR eor_imm_X */ 291 ANDS 0xF2000000,/* ANDS ands_imm_X */ 292 Move wide (immediate) /* Move wide (immediate) */ 293 MOVN 0x12800000,/* MOVN movn_W */ 294 MOVZ 0x52800000,/* MOVZ movz_W */ 295 MOVK 0x72800000,/* MOVK movk_W */ 296 MOVN 0x92800000,/* MOVN movn_X */ 297 MOVZ 0xD2800000,/* MOVZ movz_X */ 298 MOVK 0xF2800000,/* MOVK movk_X */	287	ANDS	0x72000000,/* ANDS	ands_imm_W */
290 EOR 0xD2000000,/* EOR eor_imm_X */ 291 ANDS 0xF2000000,/* ANDS ands_imm_X */ 292 Move wide (immediate) /* Move wide (immediate) */ 293 MOVN 0x12800000,/* MOVN movn_W */ 294 MOVZ 0x52800000,/* MOVZ movz_W */ 295 MOVK 0x72800000,/* MOVK movk_W */ 296 MOVN 0x92800000,/* MOVN movn_X */ 297 MOVZ 0xD2800000,/* MOVZ movz_X */ 298 MOVK 0xF2800000,/* MOVK movk_X */	288			
291 ANDS 0xF2000000,/* ANDS ands_imm_X */ 292 Move wide (immediate) /* Move wide (immediate) */ 293 MOVN 0x12800000,/* MOVN movn_W */ 294 MOVZ 0x52800000,/* MOVZ movz_W */ 295 MOVK 0x72800000,/* MOVK movk_W */ 296 MOVN 0x92800000,/* MOVN movn_X */ 297 MOVZ 0xD2800000,/* MOVZ movz_X */ 298 MOVK 0xF2800000,/* MOVK movk_X */	289			
292 Move wide (immediate) /* Move wide (immediate) */ 293 MOVN 0x12800000,/* MOVN movn_W */ 294 MOVZ 0x52800000,/* MOVZ movz_W */ 295 MOVK 0x72800000,/* MOVK movk_W */ 296 MOVN 0x92800000,/* MOVN movn_X */ 297 MOVZ 0xD2800000,/* MOVZ movz_X */ 298 MOVK 0xF2800000,/* MOVK movk_X */	290			
293 MOVN 0x12800000,/* MOVN movn_W */ 294 MOVZ 0x52800000,/* MOVZ movz_W */ 295 MOVK 0x72800000,/* MOVK movk_W */ 296 MOVN 0x92800000,/* MOVN movn_X */ 297 MOVZ 0xD2800000,/* MOVZ movz_X */ 298 MOVK 0xF2800000,/* MOVK movk_X */				
294 MOVZ 0x52800000,/* MOVZ movz_W */ 295 MOVK 0x72800000,/* MOVK movk_W */ 296 MOVN 0x92800000,/* MOVN movn_X */ 297 MOVZ 0xD2800000,/* MOVZ movz_X */ 298 MOVK 0xF2800000,/* MOVK movk_X */	292 N	· · · · · · · · · · · · · · · · · · ·	/* Move wide (immedia	te) */
295 MOVK 0x72800000,/* MOVK movk_W */ 296 MOVN 0x92800000,/* MOVN movn_X */ 297 MOVZ 0xD2800000,/* MOVZ movz_X */ 298 MOVK 0xF2800000,/* MOVK movk_X */	293			
296 MOVN 0x92800000,/* MOVN movn_X */ 297 MOVZ 0xD2800000,/* MOVZ movz_X */ 298 MOVK 0xF2800000,/* MOVK movk_X */				_
297 MOVZ 0xD2800000,/* MOVZ movz_X */ 298 MOVK 0xF2800000,/* MOVK movk_X */	295			–
298 MOVK 0xF2800000,/* MOVK movk_X */				
_ · · · · · · · · · · · · · · · · · · ·	297			
299 Bitfield /* Bitfield */				movk_X */
	299 B	Bitfield	/* Bitfield */	

1	in_use	Opcode	//BINARY Opcode Opcodecomments
300		SBFM	0x13000000,/* SBFM sbfm_W */
301		BFM	0x33000000,/* BFM bfm_W */
302		UBFM	0x53000000,/* UBFM ubfm_W */
303		SBFM	0x93400000,/* SBFM sbfm_X */
304		BFM	0xB3400000,/* BFM bfm_X */
305		UBFM	0xD3400000,/* UBFM ubfm_X */
306	Ex	tract	/* Extract */
307		EXTR	0x13800000,/* EXTR extr_W */
308		EXTR	0x93C00000,/* EXTR extr_X */
309	Data	Processing – register	/* Data Processing – register */
310	Lo	gical (shifted register)	/* Logical (shifted register) */
311		AND	0x0A000000,/* AND and_W */
312		BIC	0x0A200000,/* BIC bic_W */
313		ORR	0x2A000000,/* ORR orr_W */
314		ORN	0x2A200000,/* ORN orn_W */
315		EOR	0x4A000000,/* EOR eor_W */
316		EON	0x4A200000,/* EON eon_W */
317		ANDS	0x6A000000,/* ANDS ands_W */
318		BICS	0x6A200000,/* BICS bics_W */
319		AND	0x8A000000,/* AND and_X */
320		BIC	0x8A200000,/* BIC bic_X */
321		ORR	0xAA000000,/* ORR orr_X */
322		ORN	0xAA200000,/* ORN orn_X */
323		EOR	0xCA000000,/* EOR eor_X */
324		EON	0xCA200000,/* EON eon_X */
325		ANDS	0xEA000000,/* ANDS ands_X */
326		BICS	0xEA200000,/* BICS bics_X */
327		ld/subtract (shifted register)	/* Add/subtract (shifted register) */
328		ADD	0x0B000000,/* ADD add_W */
329		ADDS	0x2B000000,/* ADDS adds_W */
330		SUB	0x4B000000,/* SUB sub_W */
331		SUBS	0x6B000000,/* SUBS subs_W */
332		ADD	0x8B000000,/* ADD add_X */
333		ADDS	0xAB000000,/* ADDS adds_X */
334		SUB	0xCB000000,/* SUB sub_X */
335		SUBS	0xEB000000,/* SUBS
336		ld/subtract (extended register)	/* Add/subtract (extended register) */
337		ADD	0x0B200000,/* ADD

1 i i	n_use Opcode	//BINARY Opcode Opcodecomments
338	ADDS	0x2B200000,/* ADDS adds_ext_W */
339	SUB	0x4B200000,/* SUB sub_ext_W */
340	SUBS	0x6B200000,/* SUBS subs_ext_W */
341	ADD	0x8B200000,/* ADD add_ext_X */
342	ADDS	0xAB200000,/* ADDS adds_ext_X */
343	SUB	0xCB200000,/* SUB
344	SUBS	0xEB200000,/* SUBS subs_ext_X */
345	Add/subtract (with carry)	/* Add/subtract (with carry) */
346	ADC	0x1A000000,/* ADC
347	ADCS	0x3A000000,/* ADCS adcs_W */
348	SBC	0x5A000000,/* SBC
349	SBCS	0x7A000000,/* SBCS sbcs_W */
350	ADC	0x9A000000,/* ADC
351	ADCS	0xBA000000,/* ADCS adcs_X */
352	SBC	0xDA000000,/* SBC sbc_X */
353	SBCS	0xFA000000,/* SBCS sbcs_X */
354	Conditional compare (register)	/* Conditional compare (register) */
355	CCMN	0x3A400000,/* CCMN
356	CCMN	0xBA400000,/* CCMN
357	CCMP	0x7A400000,/* CCMP
358	CCMP	0xFA400000,/* CCMP
359	Conditional compare (immediate)	/* Conditional compare (immediate) */
360	CCMN	0x3A400800,/* CCMN
361	CCMN	0xBA400800,/* CCMN
362	CCMP	0x7A400800,/* CCMP
363	CCMP	0xFA400800,/* CCMP
364	Conditional select	/* Conditional select */
365	CSEL	0x1A800000,/* CSEL csel_W */
366	CSINC	0x1A800400,/* CSINC csinc_W */
367	CSINV	0x5A800000,/* CSINV csinv_W */
368	CSNEG	0x5A800400,/* CSNEG csneg_W */
369	CSEL	0x9A800000,/* CSEL csel_X */
370	CSINC	0x9A800400,/* CSINC csinc_X */
371	CSINV	0xDA800000,/* CSINV csinv_X */
372	CSNEG	0xDA800400,/* CSNEG csneg_X */
373	Data-processing (3 source)	/* Data-processing (3 source) */
374	MADD	0x1B000000,/* MADD
375	MADD	0x9B000000,/* MADD

1	in_use	Opcode	//BINARY Opcode Opcodecomments
376		SMADDL	0x9B200000,/* SMADDL smaddl */
377		UMADDL	0x9BA00000,/* UMADDL umaddl */
378		MSUB	0x1B008000,/* MSUB
379		MSUB	0x9B008000,/* MSUB
380		SMSUBL	0x9B208000,/* SMSUBL smsubl */
381		UMSUBL	0x9BA08000,/* UMSUBL umsubl */
382		SMULH	0x9B400000,/* SMULH smulh */
383		UMULH	0x9BC00000,/* UMULH umulh */
384	Da	ata-processing (2 source)	/* Data-processing (2 source) */
385		CRC32X	0x9AC04C00,/* CRC32X crc32x */
386		CRC32CX	0x9AC05C00,/* CRC32CX crc32cx */
387		CRC32B	0x1AC04000,/* CRC32B crc32b */
388		CRC32CB	0x1AC05000,/* CRC32CB crc32cb */
389		CRC32H	0x1AC04400,/* CRC32H crc32h */
390		CRC32CH	0x1AC05400,/* CRC32CH crc32ch */
391		CRC32W	0x1AC04800,/* CRC32W crc32w */
392		CRC32CW	0x1AC05800,/* CRC32CW crc32cw */
393		UDIV	0x1AC00800,/* UDIV udiv_W */
394		UDIV	0x9AC00800,/* UDIV udiv_X */
395		SDIV	0x1AC00C00,/* SDIV sdiv_W */
396		SDIV	0x9AC00C00,/* SDIV sdiv_X */
397		LSLV	0x1AC02000,/* LSLV Islv_W */
398		LSLV	0x9AC02000,/* LSLV Islv_X */
399		LSRV	0x1AC02400,/* LSRV Isrv_W */
400		LSRV	0x9AC02400,/* LSRV Isrv_X */
401		ASRV	0x1AC02800,/* ASRV asrv_W */
402		ASRV	0x9AC02800,/* ASRV asrv_X */
403		RORV	0x1AC02C00,/* RORV rorv_W */
404		RORV	0x9AC02C00,/* RORV rorv_X */
405		ata-processing (1 source)	/* Data-processing (1 source) */
406		RBIT	0x5AC00000,/* RBIT rbit_W */
407		RBIT	0xDAC00000,/* RBIT rbit_X */
408		CLZ	0x5AC01000,/* CLZ
409		CLZ	0xDAC01000,/* CLZ
410		CLS	0x5AC01400,/* CLS
411		CLS	0xDAC01400,/* CLS
412		REV	0x5AC00800,/* REV rev_W */
413		REV	0xDAC00C00,/* REV rev_X */

```
Opcode
                                                                Opcode
                                                                            Opcodecomments
    in use
                                                   //BINARY
1
414
              REV16
                                                   0xDAC00400./* REV16
                                                                           rev16 W */
              REV16
                                                   0x5AC00400./* REV16
                                                                          rev16 X */
415
              REV32
                                                                           rev32 */
416
                                                   0xDAC00800,/* REV32
       Data Processing - SIMD and floating p /* Data Processing - SIMD and floating point */
417 //
418 //
          Floating-point<->fixed-point conversions
                                                   /* Floating-point<->fixed-point conversions */
419 ||
              SCVTF
                                                                           ARM64Op scvtf_scalar_fixed_point_32_bit_to_single_
                                                   //0x1E020000,/* SCVTF
420 //
              UCVTF
                                                   //0x1E030000,/* UCVTF
                                                                           ARM64Op ucvtf_scalar_fixed_point_32_bit_to_single
421 II
             FCVTZS
                                                   //0x1ED80000,/* FCVTZS ARM64Op fcvtzs scalar fixed point Single precisic
422 II
                                                                            ARM64Op_fcvtzu_scalar_fixed_point_Single_precision
             FCVTZU
                                                   //0x1ED90000./* FCVTZU
423 II
              SCVTF
                                                   //0x1E020000,/* SCVTF
                                                                           ARM64Op scvtf scalar fixed point 32 bit to double
424 II
             UCVTF
                                                   //0x1E030000,/* UCVTF
                                                                           ARM64Op ucvtf scalar fixed point 32 bit to double
425 ||
             FCVTZS
                                                   //0x1ED80000,/* FCVTZS ARM64Op fcvtzs scalar fixed point Double precisi
426 II
             FCVTZU
                                                   //0x1ED90000,/* FCVTZU
                                                                            ARM64Op fcvtzu scalar fixed point Double precis
427 []
              SCVTF
                                                   //0x9E020000,/* SCVTF
                                                                           ARM64Op scvtf scalar fixed point 64 bit to single
428 ||
             UCVTF
                                                   //0x9E030000,/* UCVTF
                                                                           ARM64Op ucvtf scalar fixed point 64 bit to single
429 //
             FCVTZS
                                                   //0x9ED80000,/* FCVTZS ARM64Op fcvtzs scalar fixed point Single precisic
430 //
             FCVTZU
                                                   //0x9ED90000,/* FCVTZU
                                                                            ARM64Op fcvtzu scalar fixed point Single precision
431 II
             SCVTF
                                                   //0x9E020000,/* SCVTF
                                                                           ARM64Op_scvtf_scalar_fixed_point_64_bit_to_double
432 II
             UCVTF
                                                   //0x9E030000,/* UCVTF
                                                                           ARM64Op_ucvtf_scalar_fixed_point_64_bit_to_double
433 |
             FCVTZS
                                                   //0x9ED80000,/* FCVTZS ARM64Op_fcvtzs_scalar_fixed_point_Double_precisi
434 |
             FCVTZU
                                                   //0x9ED90000,/* FCVTZU
                                                                            ARM64Op fcvtzu scalar fixed point Double precis
435 |
          Floating-point conditional compare
                                                   /* Floating-point conditional compare */
436 //
              FCCMP
                                                   //0x1E200400./* FCCMP
                                                                            ARM64Op fccmp Single precision */
437 //
             FCCMPE
                                                   //0x1E200410,/* FCCMPE ARM64Op fccmpe Single precision */
438 |
              FCCMP
                                                   //0x1E600400./* FCCMP
                                                                            ARM64Op fccmp Double precision */
439 //
              FCCMPE
                                                   //0x1E600410,/* FCCMPE ARM64Op fccmpe Double precision */
440 //
          Floating-point data-processing (2 source)
                                                   /* Floating-point data-processing (2 source) */
441 II
              FMUL
                                                   //0x1E200800,/* FMUL
                                                                           ARM64Op fmul scalar Single precision */
442 II
              FDIV
                                                   //0x1E201800,/* FDIV
                                                                          ARM64Op fdiv scalar Single precision */
443 |
              FADD
                                                   //0x1E202800,/* FADD
                                                                           ARM64Op fadd scalar Single precision */
444 II
              FSUB
                                                   //0x1E203800,/* FSUB
                                                                           ARM64Op fsub scalar Single precision */
445 ||
              FMAX
                                                   //0x1E204800,/* FMAX
                                                                           ARM64Op fmax scalar Single precision */
446 //
              FMIN
                                                   //0x1E205800,/* FMIN
                                                                          ARM64Op fmin scalar Single precision */
447 ||
              FMAXNM
                                                   //0x1E206800,/* FMAXNM ARM64Op fmaxnm scalar Single precision */
```

```
Opcode
    in use
                                                   //BINARY Opcode
                                                                           Opcodecomments
448 //
              FMINNM
                                                   //0x1E207800,/* FMINNM ARM64Op fminnm scalar Single precision */
449 //
              FNMUL
                                                                           ARM64Op fnmul Single precision */
                                                   //0x1E208800./* FNMUL
450 //
              FMUL
                                                   //0x1E600800,/* FMUL
                                                                          ARM64Op fmul scalar Double precision */
451 //
              FDIV
                                                   //0x1E601800,/* FDIV
                                                                          ARM64Op fdiv scalar Double precision */
452 //
              FADD
                                                   //0x1E602800,/* FADD
                                                                          ARM64Op fadd scalar Double precision */
453 //
              FSUB
                                                   //0x1E603800./* FSUB
                                                                          ARM64Op fsub scalar Double precision */
454 |
              FMAX
                                                   //0x1E604800,/* FMAX
                                                                          ARM64Op fmax scalar Double precision */
455 II
              FMIN
                                                   //0x1E605800,/* FMIN
                                                                          ARM64Op fmin scalar Double precision */
456 //
              FMAXNM
                                                   //0x1E606800,/* FMAXNM ARM64Op fmaxnm scalar Double precision */
457 ||
              FMINNM
                                                   //0x1E607800,/* FMINNM ARM64Op fminnm scalar Double precision */
458 ||
              FNMUL
                                                   //0x1E608800,/* FNMUL
                                                                          ARM64Op fnmul Double precision */
459 ||
          Floating-point conditional select
                                                   /* Floating-point conditional select */
460 //
              FCSEL
                                                   //0x1E200C00,/* FCSEL
                                                                           ARM64Op fcsel Single precision */
461 II
              FCSEL
                                                   //0x1E600C00,/* FCSEL
                                                                           ARM64Op fcsel Double precision */
462 II
          Floating-point immediate
                                                   /* Floating-point immediate */
463 //
              FMOV
                                                   //0x1E201000,/* FMOV
                                                                           ARM64Op_fmov_scalar_immediate_Single_precision '
464 //
              FMOV
                                                   //0x1E601000,/* FMOV
                                                                           ARM64Op_fmov_scalar_immediate_Double_precision
465 |
          Floating-point compare
                                                   /* Floating-point compare */
466 //
              FCMP
                                                   //0x1E202000,/* FCMP
                                                                           ARM64Op fcmp Single precision */
467 //
              FCMP
                                                   //0x1E202008,/* FCMP
                                                                           ARM64Op fcmp Single precision zero */
468 //
                                                                           ARM64Op fcmpe Single precision */
              FCMPE
                                                   //0x1E202010,/* FCMPE
469 //
             FCMPE
                                                   //0x1E202018./* FCMPE
                                                                           ARM64Op fcmpe Single precision zero */
470 //
              FCMP
                                                   //0x1E602000./* FCMP
                                                                           ARM64Op fcmp Double precision */
471 ||
              FCMP
                                                   //0x1E602008,/* FCMP
                                                                           ARM64Op fcmp Double precision zero */
472 []
              FCMPE
                                                   //0x1E602010,/* FCMPE
                                                                           ARM64Op fcmpe Double precision */
473 II
              FCMPE
                                                   //0x1E602018,/* FCMPE
                                                                           ARM64Op fcmpe Double precision zero */
474 ||
          Floating-point data-processing (1 source)
                                                   /* Floating-point data-processing (1 source) */
475 ]
              FMOV
                                                   //0x1E204000,/* FMOV
                                                                           ARM64Op fmov register Single precision */
476 //
              FABS
                                                   //0x1E20C000,/* FABS
                                                                          ARM64Op fabs scalar Single precision */
477 ||
              FNEG
                                                                          ARM64Op fneg scalar Single precision */
                                                   //0x1E214000,/* FNEG
478 ||
             FSQRT
                                                   //0x1E21C000,/* FSQRT
                                                                           ARM64Op fsqrt scalar Single precision */
479 ||
              FCVT
                                                   //0x1E22C000,/* FCVT
                                                                           ARM64Op_fcvt_Single_precision_to_double_precision
480 //
              FCVT
                                                   //0x1E23C000,/* FCVT
                                                                           ARM64Op_fcvt_Single_precision_to_half_precision */
481 ||
              FRINTN
                                                   //0x1E244000,/* FRINTN ARM64Op_frintn_scalar_Single_precision */
```

1 in_us	se Opcode	//BINARY Opcode	Opcodecomments
482 	FRINTP	//0x1E24C000,/* FRINTP	ARM64Op_frintp_scalar_Single_precision */
483 	FRINTM	//0x1E254000,/* FRINTM	ARM64Op_frintm_scalar_Single_precision */
484 <i> </i>	FRINTZ	//0x1E25C000,/* FRINTZ	ARM64Op_frintz_scalar_Single_precision */
485 	FRINTA	//0x1E264000,/* FRINTA	ARM64Op_frinta_scalar_Single_precision */
486 <i> </i>	FRINTX	//0x1E274000,/* FRINTX	ARM64Op_frintx_scalar_Single_precision */
487 	FRINTI	//0x1E27C000,/* FRINTI	ARM64Op_frinti_scalar_Single_precision */
488 	FMOV	//0x1E604000,/* FMOV	ARM64Op_fmov_register_Double_precision */
489 //	FABS	//0x1E60C000,/* FABS	ARM64Op_fabs_scalar_Double_precision */
490 //	FNEG	//0x1E614000,/* FNEG	ARM64Op_fneg_scalar_Double_precision */
491 //	FSQRT	//0x1E61C000,/* FSQRT	ARM64Op_fsqrt_scalar_Double_precision */
492 	FCVT	//0x1E62C000,/* FCVT	ARM64Op_fcvt_Double_precision_to_single_precision
493 //	FCVT	//0x1E63C000,/* FCVT	ARM64Op_fcvt_Double_precision_to_half_precision */
494 	FRINTN	//0x1E644000,/* FRINTN	ARM64Op_frintn_scalar_Double_precision */
495 //	FRINTP	//0x1E64C000,/* FRINTP	ARM64Op_frintp_scalar_Double_precision */
496 //	FRINTM	//0x1E654000,/* FRINTM	ARM64Op_frintm_scalar_Double_precision */
497 	FRINTZ	//0x1E65C000,/* FRINTZ	ARM64Op_frintz_scalar_Double_precision */
498 //	FRINTA	//0x1E664000,/* FRINTA	ARM64Op_frinta_scalar_Double_precision */
499 <i> </i>	FRINTX	//0x1E674000,/* FRINTX	ARM64Op_frintx_scalar_Double_precision */
₅₀₀ //	FRINTI	//0x1E67C000,/* FRINTI	ARM64Op_frinti_scalar_Double_precision */
501 //	FCVT	//0x1EE24000,/* FCVT	ARM64Op_fcvt_Half_precision_to_single_precision */
502 //	FCVT	//0x1EE2C000,/* FCVT	ARM64Op_fcvt_Half_precision_to_double_precision */
₅₀₃ //	Floating-point<->integer conversions	/* Floating-point<->intege	r conversions */
504 //	FCVTNS	//0x1E200000,/* FCVTNS	ARM64Op_fcvtns_scalar_Single_precision_to_32_bit
505 //	FCVTNU	//0x1E210000,/* FCVTNU	J ARM64Op_fcvtnu_scalar_Single_precision_to_32_bi
506 //	SCVTF	//0x1E220000,/* SCVTF	ARM64Op_scvtf_scalar_integer_32_bit_to_single_pre
507 //	UCVTF	//0x1E230000,/* UCVTF	ARM64Op_ucvtf_scalar_integer_32_bit_to_single_pre
508 //	FCVTAS	//0x1E240000,/* FCVTAS	ARM64Op_fcvtas_scalar_Single_precision_to_32_bit
509 //	FCVTAU	//0x1E250000,/* FCVTAU	ARM64Op_fcvtau_scalar_Single_precision_to_32_bit
510 //	FMOV	//0x1E260000,/* FMOV	ARM64Op_fmov_general_Single_precision_to_32_bit
511 //	FMOV	//0x1E270000,/* FMOV	ARM64Op_fmov_general_32_bit_to_single_precision `
512 //	FCVTPS	//0x1E280000,/* FCVTPS	
513 //	FCVTPU	//0x1E290000,/* FCVTPU	
514 //	FCVTMS	//0x1E300000,/* FCVTMS	
515 //	FCVTMU	//0x1E310000,/* FCVTML	J ARM64Op_fcvtmu_scalar_Single_precision_to_32_b

1 in_use	Opcode	//BINARY Opco	de Opcodecomments
516 //	FCVTZS	//0x1E380000,/* FCV7	ZS ARM64Op_fcvtzs_scalar_integer_Single_precision_tc
517 //	FCVTZU	//0x1E390000,/* FCV7	ZU ARM64Op_fcvtzu_scalar_integer_Single_precision_tc
518 //	FCVTNS	//0x1E600000,/* FCV7	NS ARM64Op_fcvtns_scalar_Double_precision_to_32_b
519 //	FCVTNU	//0x1E610000,/* FCV7	NU ARM64Op_fcvtnu_scalar_Double_precision_to_32_b
₅₂₀ //	SCVTF	//0x1E620000,/* SCV	FF ARM64Op_scvtf_scalar_integer_32_bit_to_double_pre
₅₂₁ //	UCVTF	//0x1E630000,/* UCV	FF ARM64Op_ucvtf_scalar_integer_32_bit_to_double_pr
₅₂₂ //	FCVTAS	//0x1E640000,/* FCV7	AS ARM64Op_fcvtas_scalar_Double_precision_to_32_b
₅₂₃ //	FCVTAU	//0x1E650000,/* FCV7	AU ARM64Op_fcvtau_scalar_Double_precision_to_32_b
₅₂₄ //	FCVTPS	//0x1E680000,/* FCV7	PS ARM64Op_fcvtps_scalar_Double_precision_to_32_b
₅₂₅ //	FCVTPU	//0x1E690000,/* FCV7	PU ARM64Op_fcvtpu_scalar_Double_precision_to_32_b
₅₂₆ //	FCVTMS	//0x1E700000,/* FCV1	MS ARM64Op_fcvtms_scalar_Double_precision_to_32_I
₅₂₇ //	FCVTMU	//0x1E710000,/* FCV1	MU ARM64Op_fcvtmu_scalar_Double_precision_to_32_
₅₂₈ //	FCVTZS	//0x1E780000,/* FCV7	ZS ARM64Op_fcvtzs_scalar_integer_Double_precision_t
₅₂₉ //	FCVTZU	//0x1E790000,/* FCV7	ZU ARM64Op_fcvtzu_scalar_integer_Double_precision_
₅₃₀ //	FCVTNS	//0x9E200000,/* FCV7	NS ARM64Op_fcvtns_scalar_Single_precision_to_64_bit
531 //	FCVTNU	//0x9E210000,/* FCV7	NU ARM64Op_fcvtnu_scalar_Single_precision_to_64_bi
₅₃₂ //	SCVTF	//0x9E220000,/* SCV	FF ARM64Op_scvtf_scalar_integer_64_bit_to_single_pre
₅₃₃ //	UCVTF	//0x9E230000,/* UCV	FF ARM64Op_ucvtf_scalar_integer_64_bit_to_single_pre
534 //	FCVTAS	//0x9E244000,/* FCV7	AS ARM64Op_fcvtas_scalar_Single_precision_to_64_bit
535 //	FCVTAU	//0x9E250000,/* FCV7	AU ARM64Op_fcvtau_scalar_Single_precision_to_64_bit
536 //	FCVTPS	//0x9E280000,/* FCV7	PS ARM64Op_fcvtps_scalar_Single_precision_to_64_bit
537 //	FCVTPU	//0x9E290000,/* FCV7	PU ARM64Op_fcvtpu_scalar_Single_precision_to_64_bit
₅₃₈ //	FCVTMS	//0x9E300000,/* FCV7	MS ARM64Op_fcvtms_scalar_Single_precision_to_64_b
539 //	FCVTMU	//0x9E318000,/* FCV7	MU ARM64Op_fcvtmu_scalar_Single_precision_to_64_b
₅₄₀ //	FCVTZS	//0x9E380000,/* FCV7	TZS ARM64Op_fcvtzs_scalar_integer_Single_precision_tc
541 //	FCVTZU	//0x9E390000,/* FCV7	ZU ARM64Op_fcvtzu_scalar_integer_Single_precision_tc
542 	FCVTNS	//0x9E200000,/* FCV7	NS ARM64Op_fcvtns_scalar_Double_precision_to_64_b
₅₄₃ //	FCVTNU	//0x9E210000,/* FCV7	NU ARM64Op_fcvtnu_scalar_Double_precision_to_64_b
544 //	SCVTF	//0x9E620000,/* SCV	FF ARM64Op_scvtf_scalar_integer_64_bit_to_double_pre
545 //	UCVTF	//0x9E630000,/* UCV	FF ARM64Op_ucvtf_scalar_integer_64_bit_to_double_pr
546 //	FCVTAS	//0x9E640000,/* FCV7	AS ARM64Op_fcvtas_scalar_Double_precision_to_64_b
547 //	FCVTAU	//0x9E650000,/* FCV7	ARM64Op_fcvtau_scalar_Double_precision_to_64_b
548 //	FMOV	//0x9E660000,/* FMO	V ARM64Op_fmov_general_Double_precision_to_64_bit
549 //	FMOV	//0x9E670000,/* FMO	V ARM64Op_fmov_general_64_bit_to_double_precision

```
Opcode
   in use
                                                 //BINARY Opcode
                                                                         Opcodecomments
550 //
             FCVTPS
                                                 //0x9E680000,/* FCVTPS ARM64Op_fcvtps_scalar_Double_precision_to_64_b
551 //
             FCVTPU
                                                 //0x9E690000,/* FCVTPU ARM64Op fcvtpu scalar Double precision to 64 b
552 //
             FCVTMS
                                                 //0x9E700000,/* FCVTMS ARM64Op fcvtms scalar Double precision to 64 I
553 II
             FCVTMU
                                                 //0x9E710000,/* FCVTMU ARM64Op fcvtmu scalar Double precision to 64
554 //
             FCVTZS
                                                 //0x9E780000,/* FCVTZS ARM64Op fcvtzs scalar integer Double precision t
555 II
             FCVTZU
                                                 //0x9E790000,/* FCVTZU ARM64Op fcvtzu scalar integer Double precision
556 II
             FMOV
                                                 //0x9EAE0000./* FMOV
                                                                        ARM64Op fmov general Top half of 128 bit to 64
557 //
             FMOV
                                                 //0x9EAF0000,/* FMOV
                                                                        ARM64Op fmov general 64 bit to top half of 128
558 II
          Floating-point data-processing (3 source)
                                                 /* Floating-point data-processing (3 source) */
559 II
             FMADD
                                                 //0x1F000000,/* FMADD
                                                                         ARM64Op fmadd Single precision */
560 //
             FMSUB
                                                 //0x1F008000,/* FMSUB
                                                                        ARM64Op fmsub Single precision */
561 //
             FNMADD
                                                 //0x1F200000,/* FNMADD ARM64Op_fnmadd_Single_precision */
562 II
             FNMSUB
                                                 //0x1F208000,/* FNMSUB
                                                                         ARM64Op fnmsub Single precision */
563 //
             FMADD
                                                 //0x1F400000,/* FMADD
                                                                         ARM64Op fmadd Double precision */
564 //
             FMSUB
                                                 //0x1F408000,/* FMSUB
                                                                        ARM64Op fmsub Double precision */
565 //
             FNMADD
                                                                         ARM64Op fnmadd Double precision */
                                                 //0x1F600000,/* FNMADD
566 //
             FNMSUB
                                                 //0x1F608000,/* FNMSUB ARM64Op fnmsub Double precision */
567 II
          AdvSIMD scalar three same
                                                 /* AdvSIMD scalar three same */
568 II
             SQADD
                                                                         ARM64Op sqadd Scalar */
                                                 //0x5E200C00./* SQADD
569 //
             SQSUB
                                                 //0x5E202C00,/* SQSUB
                                                                         ARM64Op sqsub Scalar */
570 //
             CMGT
                                                 //0x5E203400,/* CMGT
                                                                        ARM64Op cmgt register Scalar */
571 //
             CMGE
                                                 //0x5E203C00./* CMGE
                                                                        ARM64Op cmge register Scalar */
572 //
             SSHL
                                                 //0x5E204400./* SSHL
                                                                        ARM64Op sshl Scalar */
573 //
             SQSHL
                                                 //0x5E204C00,/* SQSHL
                                                                         ARM64Op sqshl register Scalar */
574 //
             SRSHL
                                                 //0x5E205400,/* SRSHL
                                                                        ARM64Op srshl Scalar */
575 //
             SQRSHL
                                                 //0x5E205C00,/* SQRSHL ARM64Op sqrshl Scalar */
576 //
             ADD
                                                 //0x5E208400,/* ADD
                                                                       ARM64Op add vector Scalar */
577 ||
             CMTST
                                                 //0x5E208C00,/* CMTST
                                                                         ARM64Op cmtst Scalar */
578 //
             SQDMULH
                                                 //0x5E20B400,/* SQDMULH ARM64Op sqdmulh vector Scalar */
579 //
             FMULX
                                                 //0x5E20DC00,/* FMULX
                                                                         ARM64Op fmulx Scalar */
580 II
             FCMEQ
                                                 //0x5E20E400,/* FCMEQ
                                                                         ARM64Op fcmeq register Scalar */
581 //
             FRECPS
                                                 //0x5E20FC00,/* FRECPS ARM64Op frecps Scalar */
582 //
             FRSQRTS
                                                 //0x5EA0FC00,/* FRSQRTS ARM64Op frsqrts Scalar */
583 II
             UQADD
                                                 //0x7E200C00,/* UQADD ARM64Op ugadd Scalar */
```

```
Opcode
                                                  //BINARY Opcode
                                                                         Opcodecomments
   in use
<sub>584</sub> //
             UQSUB
                                                  //0x7E202C00,/* UQSUB
                                                                          ARM64Op ugsub Scalar */
585 //
             CMHI
                                                                        ARM64Op cmhi register Scalar */
                                                  //0x7E203400./* CMHI
586 II
             CMHS
                                                  //0x7E203C00,/* CMHS
                                                                         ARM64Op cmhs register Scalar */
587 //
             USHL
                                                  //0x7E204400./* USHL
                                                                         ARM64Op ushl Scalar */
588 II
             UQSHL
                                                  //0x7E204C00./* UQSHL
                                                                          ARM64Op ugshl register Scalar */
589 II
             URSHL
                                                  //0x7E205400./* URSHL
                                                                         ARM64Op urshl Scalar */
590 //
             UQRSHL
                                                  //0x7E205C00,/* UQRSHL ARM64Op ugrshl Scalar */
591 //
             SUB
                                                  //0x7E208400,/* SUB
                                                                        ARM64Op sub vector Scalar */
592 II
             CMEQ
                                                  //0x7E208C00,/* CMEQ
                                                                          ARM64Op cmeg register Scalar */
593 //
                                                  //0x7E20B400,/* SQRDMULH ARM64Op sgrdmulh vector Scalar */
             SQRDMULH
594 //
             FCMGE
                                                  //0x7E20E400,/* FCMGE ARM64Op fcmge register Scalar */
595 //
             FACGE
                                                  //0x7E20EC00,/* FACGE ARM64Op facge Scalar */
596 II
             FABD
                                                  //0x7EA0D400,/* FABD
                                                                         ARM64Op fabd Scalar */
597 //
             FCMGT
                                                  //0x7EA0E400,/* FCMGT
                                                                          ARM64Op fcmgt register Scalar */
598 II
             FACGT
                                                  //0x7EA0EC00,/* FACGT ARM64Op_facgt_Scalar */
599 ||
          AdvSIMD scalar three different
                                                  /* AdvSIMD scalar three different */
600 //
             SQDMLAL
                                                  //0x5E209000,/* SQDMLAL ARM64Op sqdmlal vector Scalarwrites to low half
601 //
             SQDMLAL2
                                                  //0x5E209000,/* SQDMLAL2 ARM64Op sqdmlal2 vector Scalarwrites to high his
602 II
             SQDMLSL
                                                  //0x5E20B000,/* SQDMLSL ARM64Op sqdmlsl vector Scalarwrites to low half
603 //
             SQDMLSL2
                                                  //0x5E20B000,/* SQDMLSL2 ARM64Op sqdmlsl2 vector Scalarwrites to high high
604 //
             SQDMULL
                                                  //0x5E20D000,/* SQDMULL ARM64Op sqdmull vector Scalarwrites to low half
605 //
             SQDMULL2
                                                  //0x5E20D000,/* SQDMULL2 ARM64Op sqdmull2 vector Scalarwrites to high h
606 //
          AdvSIMD scalar two-reg misc
                                                  /* AdvSIMD scalar two-reg misc */
607 //
             SUQADD
                                                  //0x5E203800,/* SUQADD ARM64Op sugadd Scalar */
608 //
             SQABS
                                                  //0x5E207800,/* SQABS
                                                                         ARM64Op sqabs Scalar */
609 //
             CMGT
                                                  //0x5E208800,/* CMGT
                                                                         ARM64Op cmgt zero Scalar */
610 //
             CMEQ
                                                                         ARM64Op cmeg zero Scalar */
                                                  //0x5E209800,/* CMEQ
611 II
             CMLT
                                                  //0x5E20A800,/* CMLT
                                                                         ARM64Op cmlt zero Scalar */
612 //
             ABS
                                                  //0x5E20B800,/* ABS
                                                                        ARM64Op abs Scalar */
613 II
             SQXTN
                                                  //0x5E214800,/* SQXTN
                                                                         ARM64Op sgxtn Scalarwrites to low half of the dest.
614 //
             SQXTN2
                                                  //0x5E214800,/* SQXTN2 ARM64Op sqxtn2 Scalarwrites to high half of the de
615 //
             FCVTNS
                                                  //0x5E21A800,/* FCVTNS ARM64Op_fcvtns_vector_Scalar */
616 //
             FCVTMS
                                                  //0x5E21B800,/* FCVTMS ARM64Op fcvtms vector Scalar */
617 II
             FCVTAS
                                                  //0x5E21C800,/* FCVTAS ARM64Op_fcvtas_vector_Scalar */
```

1 in_us	se Opcode	//BINARY Opcode Opcodecomments
618 //	SCVTF	//0x5E21D800,/* SCVTF ARM64Op_scvtf_vector_integer_Scalar */
619 <i> </i>	FCMGT	//0x5EA0C800,/* FCMGT ARM64Op_fcmgt_zero_Scalar */
620 <i> </i>	FCMEQ	//0x5EA0D800,/* FCMEQ ARM64Op_fcmeq_zero_Scalar */
621 //	FCMLT	//0x5EA0E800,/* FCMLT ARM64Op_fcmlt_zero_Scalar */
622 //	FCVTPS	//0x5EA1A800,/* FCVTPS ARM64Op_fcvtps_vector_Scalar */
623 <i> </i>	FCVTZS	//0x5EA1B800,/* FCVTZS ARM64Op_fcvtzs_vector_integer_Scalar */
624 //	FRECPE	//0x5EA1D800,/* FRECPE ARM64Op_frecpe_Scalar */
625 //	FRECPX	//0x5EA1F800,/* FRECPX ARM64Op_frecpx */
626 //	USQADD	//0x7E203800,/* USQADD ARM64Op_usqadd_Scalar */
627 	SQNEG	//0x7E207800,/* SQNEG ARM64Op_sqneg_Scalar */
628 <i>II</i>	CMGE	//0x7E208800,/* CMGE ARM64Op_cmge_zero_Scalar */
629 <i> </i>	CMLE	//0x7E209800,/* CMLE ARM64Op_cmle_zero_Scalar */
630 <i>II</i>	NEG	//0x7E20B800,/* NEG ARM64Op_neg_vector_Scalar */
631 //	SQXTUN	//0x7E212800,/* SQXTUN ARM64Op_sqxtun_Scalarwrites to low half of the des
632 <i>II</i>	SQXTUN2	//0x7E212800,/* SQXTUN2 ARM64Op_sqxtun2_Scalarwrites to high half of the
633 <i>II</i>	UQXTN	//0x7E214800,/* UQXTN ARM64Op_uqxtn_Scalarwrites to low half of the dest.
634 <i> </i>	UQXTN2	//0x7E214800,/* UQXTN2 ARM64Op_uqxtn2_Scalarwrites to high half of the de
635 //	FCVTXN	//0x7E216800,/* FCVTXN ARM64Op_fcvtxn_Scalarwrites to low half of the dest
636 <i>II</i>	FCVTXN2	//0x7E216800,/* FCVTXN2 ARM64Op_fcvtxn2_Scalarwrites to high half of the d
637 //	FCVTNU	//0x7E21A800,/* FCVTNU ARM64Op_fcvtnu_vector_Scalar */
638 <i>II</i>	FCVTMU	//0x7E21B800,/* FCVTMU ARM64Op_fcvtmu_vector_Scalar */
639 <i> </i>	FCVTAU	//0x7E21C800,/* FCVTAU ARM64Op_fcvtau_vector_Scalar */
640 //	UCVTF	//0x7E21D800,/* UCVTF ARM64Op_ucvtf_vector_integer_Scalar */
641 //	FCMGE	//0x7EA0C800,/* FCMGE ARM64Op_fcmge_zero_Scalar */
642 //	FCMLE	//0x7EA0D800,/* FCMLE ARM64Op_fcmle_zero_Scalar */
643 //	FCVTPU	//0x7EA1A800,/* FCVTPU ARM64Op_fcvtpu_vector_Scalar */
644 //	FCVTZU	//0x7EA1B800,/* FCVTZU ARM64Op_fcvtzu_vector_integer_Scalar */
645 //	FRSQRTE	//0x7EA1D800,/* FRSQRTE ARM64Op_frsqrte_Scalar */
646 //	AdvSIMD scalar pairwise	/* AdvSIMD scalar pairwise */
647 //	ADDP	//0x5E31B800,/* ADDP ARM64Op_addp_scalar */
648 //	FMAXNMP	//0x7E30C800,/* FMAXNMP ARM64Op_fmaxnmp_scalar */
649 //	FADDP	//0x7E30D800,/* FADDP ARM64Op_faddp_scalar */
650 //	FMAXP	//0x7E30F800,/* FMAXP ARM64Op_fmaxp_scalar */
651 //	FMINNMP	//0x7EB0C800,/* FMINNMP ARM64Op_fminnmp_scalar */

```
in use Opcode
                                                 //BINARY Opcode
                                                                         Opcodecomments
652 //
             FMINP
                                                                        ARM64Op fminp scalar */
                                                 //0x7EB0F800,/* FMINP
653 //
          AdvSIMD scalar copy
                                                 /* AdvSIMD scalar copy */
654 II
             DUP
                                                 //0x5E000400,/* DUP
                                                                       ARM64Op dup element Scalar */
655 //
          AdvSIMD scalar x indexed element
                                                 /* AdvSIMD scalar x indexed element */
656 //
             SQDMLAL
                                                 //0x5F003000,/* SQDMLAL ARM64Op sqdmlal by element Scalar */
657 //
             SQDMLAL2
                                                 //0x5F003000,/* SQDMLAL2 ARM64Op sqdmlal2 by element Scalar */
658 II
             SQDMLSL
                                                 //0x5F007000,/* SQDMLSL ARM64Op sqdmlsl by element Scalar */
659 II
             SQDMLSL2
                                                 //0x5F007000,/* SQDMLSL2 ARM64Op sqdmlsl2 by element Scalar */
660 //
             SQDMULL
                                                 //0x5F00B000,/* SQDMULL ARM64Op sqdmull by element Scalar */
661 //
             SQDMULL2
                                                 //0x5F00B000,/* SQDMULL2 ARM64Op sqdmull2 by element Scalar */
662 II
             SQDMULH
                                                 //0x5F00C000,/* SQDMULH ARM64Op sqdmulh by element Scalar */
663 //
             SQRDMULH
                                                 //0x5F00D000,/* SQRDMULH ARM64Op sqrdmulh by element Scalar */
664 //
             FMLA
                                                                       ARM64Op fmla by element Scalar */
                                                 //0x5F801000,/* FMLA
665 //
             FMLS
                                                 //0x5F805000,/* FMLS
                                                                       ARM64Op fmls by element Scalar */
666 //
             FMUL
                                                                        ARM64Op fmul by element Scalar */
                                                 //0x5F809000,/* FMUL
667 II
             FMULX
                                                 //0x7F809000,/* FMULX ARM64Op_fmulx_by_element_Scalar */
668 //
          AdvSIMD scalar shift by immediate
                                                 /* AdvSIMD scalar shift by immediate */
669 II
             SSHR
                                                 //0x5F000400./* SSHR
                                                                        ARM64Op sshr Scalarimmh!= 0000 */
670 //
             SSRA
                                                 //0x5F001400./* SSRA
                                                                        ARM64Op ssra Scalarimmh!= 0000 */
671 //
             SRSHR
                                                                        ARM64Op srshr Scalarimmh != 0000 */
                                                 //0x5F002400./* SRSHR
672 //
             SRSRA
                                                 //0x5F003400./* SRSRA
                                                                        ARM64Op srsra Scalarimmh!= 0000 */
673 //
             SHL
                                                 //0x5F005400./* SHL
                                                                       ARM64Op shl Scalarimmh!= 0000 */
674 //
             SQSHL
                                                 //0x5F007400,/* SQSHL ARM64Op sqshl immediate Scalarimmh != 0000 */
675 //
             SQSHRN
                                                 //0x5F009400,/* SQSHRN ARM64Op sqshrn Scalarimmh != 0000 */
676 //
             SQSHRN2
                                                 //0x5F009400,/* SQSHRN2 ARM64Op sqshrn2 Scalarimmh != 0000 */
677 //
             SQRSHRN
                                                 //0x5F009C00,/* SQRSHRN ARM64Op sqrshrn Scalarimmh!= 0000 */
678 ||
             SQRSHRN2
                                                 //0x5F009C00,/* SQRSHRN2 ARM64Op sqrshrn2_Scalarimmh != 0000 */
679 II
             SCVTF
                                                 //0x5F00E400,/* SCVTF
                                                                        ARM64Op scvtf vector fixed point Scalarimmh!= 00
680 //
             FCVTZS
                                                 //0x5F00FC00,/* FCVTZS ARM64Op fcvtzs vector fixed point Scalarimmh!=
681 II
             USHR
                                                 //0x7F000400,/* USHR
                                                                        ARM64Op ushr Scalarimmh!= 0000 */
682 II
             USRA
                                                 //0x7F001400,/* USRA
                                                                        ARM64Op usra Scalarimmh!= 0000 */
683 II
             URSHR
                                                 //0x7F002400,/* URSHR
                                                                        ARM64Op urshr Scalarimmh!= 0000 */
684 II
             URSRA
                                                 //0x7F003400./* URSRA
                                                                        ARM64Op_ursra_Scalarimmh != 0000 */
685 II
             SRI
                                                                      ARM64Op sri Scalarimmh!= 0000 */
                                                 //0x7F004400,/* SRI
```

1 in_u	use Opcode	//BINARY Opcode Opcodecomments
686 //	SLI	//0x7F005400,/* SLI ARM64Op_sli_Scalarimmh != 0000 */
687 //	SQSHLU	//0x7F006400,/* SQSHLU ARM64Op_sqshlu_Scalarimmh != 0000 */
688 <i>II</i>	UQSHL	//0x7F007400,/* UQSHL ARM64Op_uqshl_immediate_Scalarimmh != 0000 */
689 <i> </i>	SQSHRUN	//0x7F008400,/* SQSHRUN ARM64Op_sqshrun_Scalarimmh != 0000 */
690 //	SQSHRUN2	//0x7F008400,/* SQSHRUN2 ARM64Op_sqshrun2_Scalarimmh != 0000 */
691 //	SQRSHRUN	//0x7F008C00,/* SQRSHRUN ARM64Op_sqrshrun_Scalarimmh != 0000 */
692 //	SQRSHRUN2	//0x7F008C00,/* SQRSHRUN2 ARM64Op_sqrshrun2_Scalarimmh != 0000 */
693 //	UQSHRN	//0x7F009400,/* UQSHRN ARM64Op_uqshrn_Scalarimmh != 0000 */
694 //	UQRSHRN	//0x7F009C00,/* UQRSHRN ARM64Op_uqrshrn_Scalarimmh != 0000 */
695 //	UQRSHRN2	//0x7F009C00,/* UQRSHRN2 ARM64Op_uqrshrn2_Scalarimmh != 0000 */
696 //	UCVTF	//0x7F00E400,/* UCVTF ARM64Op_ucvtf_vector_fixed_point_Scalarimmh != 0
697 //	FCVTZU	//0x7F00FC00,/* FCVTZU ARM64Op_fcvtzu_vector_fixed_point_Scalarimmh !=
698 //	Crypto three-reg SHA	/* Crypto three-reg SHA */
699 //	SHA1C	//0x5E000000,/* SHA1C ARM64Op_sha1c */
700 //	SHA1P	//0x5E001000,/* SHA1P ARM64Op_sha1p */
701 //	SHA1M	//0x5E002000,/* SHA1M ARM64Op_sha1m */
702 //	SHA1SU0	//0x5E003000,/* SHA1SU0 ARM64Op_sha1su0 */
703 //	SHA256H	//0x5E004000,/* SHA256H ARM64Op_sha256h */
704 //	SHA256H2	//0x5E005000,/* SHA256H2 ARM64Op_sha256h2 */
705 //	SHA256SU1	//0x5E006000,/* SHA256SU1 ARM64Op_sha256su1 */
706 //	Crypto two-reg SHA	/* Crypto two-reg SHA */
707 //	SHA1H	//0x5E280800,/* SHA1H ARM64Op_sha1h */
708 //	SHA1SU1	//0x5E281800,/* SHA1SU1 ARM64Op_sha1su1 */
709 //	SHA256SU0	//0x5E282800,/* SHA256SU0 ARM64Op_sha256su0 */
710 //	Crypto AES	/* Crypto AES */
711 //	AESE	//0x4E284800,/* AESE ARM64Op_aese */
712 //	AESD	//0x4E285800,/* AESD ARM64Op_aesd */
713 //	AESMC	//0x4E286800,/* AESMC ARM64Op_aesmc */
714 //	AESIMC	//0x4E287800,/* AESIMC ARM64Op_aesimc */
715 //	AdvSIMD three same	/* AdvSIMD three same */
716 //	SHADD	//0x0E200400,/* SHADD ARM64Op_shadd */
717 //	SQADD	//0x0E200C00,/* SQADD ARM64Op_sqadd_Vector */
718 //	SRHADD	//0x0E201400,/* SRHADD ARM64Op_srhadd */
719 //	SHSUB	//0x0E202400,/* SHSUB ARM64Op_shsub */

1 in_use	Opcode	//BINARY Opcode Opcodecomments
720 //	SQSUB	//0x0E202C00,/* SQSUB ARM64Op_sqsub_Vector */
721 	CMGT	//0x0E203400,/* CMGT ARM64Op_cmgt_register_Vector */
722 	CMGE	//0x0E203C00,/* CMGE ARM64Op_cmge_register_Vector */
723 	SSHL Vector	//0x0E204400,/* SSHL VectoARM64Op_sshI vector */
724 	SQSHL	//0x0E204C00,/* SQSHL ARM64Op_sqshl_register_Vector */
725 //	SRSHL	//0x0E205400,/* SRSHL
726 //	SQRSHL	//0x0E205C00,/* SQRSHL ARM64Op_sqrshl_Vector */
727 	SMAX	//0x0E206400,/* SMAX ARM64Op_smax */
728 //	SMIN	//0x0E206C00,/* SMIN ARM64Op_smin */
729 //	SABD	//0x0E207400,/* SABD ARM64Op_sabd */
730 //	SABA	//0x0E207C00,/* SABA ARM64Op_saba */
731 //	ADD	//0x0E208400,/* ADD ARM64Op_add_vector_Vector */
732 //	CMTST	//0x0E208C00,/* CMTST ARM64Op_cmtst_Vector */
733 //	MLA	//0x0E209400,/* MLA ARM64Op_mla_vector */
734 //	MUL	//0x0E209C00,/* MUL ARM64Op_mul_vector */
735 //	SMAXP	//0x0E20A400,/* SMAXP ARM64Op_smaxp */
736 //	SMINP	//0x0E20AC00,/* SMINP ARM64Op_sminp */
737 //	SQDMULH	//0x0E20B400,/* SQDMULH ARM64Op_sqdmulh_vector_Vector */
738 //	ADDP	//0x0E20BC00,/* ADDP ARM64Op_addp_vector */
739 //	FMAXNM	//0x0E20C400,/* FMAXNM ARM64Op_fmaxnm_vector */
740 //	FMLA	//0x0E20CC00,/* FMLA ARM64Op_fmla_vector */
741 //	FADD	//0x0E20D400,/* FADD ARM64Op_fadd_vector */
742 	FMULX	//0x0E20DC00,/* FMULX ARM64Op_fmulx_Vector */
743 //	FCMEQ	//0x0E20E400,/* FCMEQ ARM64Op_fcmeq_register_Vector */
744 	FMAX	//0x0E20F400,/* FMAX ARM64Op_fmax_vector */
745 //	FRECPS	//0x0E20FC00,/* FRECPS ARM64Op_frecps_Vector */
746 //	AND	//0x0E201C00,/* AND ARM64Op_and_vector */
747 	BIC	//0x0E601C00,/* BIC ARM64Op_bic_vector_register */
748 //	FMINNM	//0x0EA0C400,/* FMINNM ARM64Op_fminnm_vector */
749 //	FMLS	//0x0EA0CC00,/* FMLS ARM64Op_fmls_vector */
750 //	FSUB	//0x0EA0D400,/* FSUB ARM64Op_fsub_vector */
751 //	FMIN	//0x0EA0F400,/* FMIN ARM64Op_fmin_vector */
752 	FRSQRTS	//0x0EA0FC00,/* FRSQRTS ARM64Op_frsqrts_Vector */
753 //	ORR	//0x0EA01C00,/* ORR ARM64Op_orr_vector_register */

1 in_use	Opcode	//BINARY Opcode Opcodecomments
754 //	ORN	//0x0EE01C00,/* ORN ARM64Op_orn_vector */
755 //	UHADD	//0x2E200400,/* UHADD
756 //	UQADD	//0x2E200C00,/* UQADD ARM64Op_uqadd_Vector */
757 	URHADD	//0x2E201400,/* URHADD
758 //	UHSUB	//0x2E202400,/* UHSUB
759 //		//0x2E202C00,/* ARM64OpVector */
760 //	СМНІ	//0x2E203400,/* CMHI ARM64Op_cmhi_register_Vector */
761 //	CMHS	//0x2E203C00,/* CMHS ARM64Op_cmhs_register_Vector */
762 //	USHL	//0x2E204400,/* USHL
763 //	UQSHL	//0x2E204C00,/* UQSHL ARM64Op_uqshl_register_Vector */
764 //	URSHL	//0x2E205400,/* URSHL ARM64Op_urshl_Vector */
765 //	UQRSHL	//0x2E205C00,/* UQRSHL ARM64Op_uqrshl_Vector */
766 //	UMAX	//0x2E206400,/* UMAX
767 //	UMIN	//0x2E206C00,/* UMIN ARM64Op_umin */
768 //	UABD	//0x2E207400,/* UABD
769 //	UABA	//0x2E207C00,/* UABA ARM64Op_uaba */
770 //	SUB	//0x2E208400,/* SUB ARM64Op_sub_vector_Vector */
771 //	CMEQ	//0x2E208C00,/* CMEQ ARM64Op_cmeq_register_Vector */
772 	MLS	//0x2E209400,/* MLS ARM64Op_mls_vector */
773 //	PMUL	//0x2E209C00,/* PMUL ARM64Op_pmul */
774 	UMAXP	//0x2E20A400,/* UMAXP
775 //	UMINP	//0x2E20AC00,/* UMINP ARM64Op_uminp */
776 //	SQRDMULH	//0x2E20B400,/* SQRDMULH ARM64Op_sqrdmulh_vector_Vector */
777 	FMAXNMP	//0x2E20B400,/* FMAXNMP ARM64Op_fmaxnmp_vector */
778 //	FADDP	//0x2E20D400,/* FADDP ARM64Op_faddp_vector */
779 //	FMUL	//0x2E20DC00,/* FMUL ARM64Op_fmul_vector */
780 //	FCMGE	//0x2E20E400,/* FCMGE ARM64Op_fcmge_register_Vector */
781 //	FACGE	//0x2E20EC00,/* FACGE ARM64Op_facge_Vector */
782 //	FMAXP	//0x2E20F400,/* FMAXP ARM64Op_fmaxp_vector */
783 //	FDIV	//0x2E20FC00,/* FDIV ARM64Op_fdiv_vector */
784 //	EOR	//0x2E201C00,/* EOR ARM64Op_eor_vector */
785 //	BSL	//0x2E601C00,/* BSL ARM64Op_bsl */
786 //	FMINNMP	//0x2EA0C400,/* FMINNMP ARM64Op_fminnmp_vector */
₇₈₇ //	FABD	//0x2EA0D400,/* FABD ARM64Op_fabd_Vector */

1 in_us	e Opcode	//BINARY Opcode Opcodecomments
788 //	FCMGT	//0x2EA0E400,/* FCMGT ARM64Op_fcmgt_register_Vector */
789 //	FACGT	//0x2EA0EC00,/* FACGT ARM64Op_facgt_Vector */
790 //	FMINP	//0x2EA0F400,/* FMINP ARM64Op_fminp_vector */
791 //	BIT	//0x2EA01C00,/* BIT
792 //	BIF	//0x2EE01C00,/* BIF ARM64Op_bif */
793 //	AdvSIMD three different	/* AdvSIMD three different */
794 //	SADDL	//0x0E200000,/* SADDL ARM64Op_saddlwrites to low half of the dest. register
795 //	SADDL2	//0x4E200000,/* SADDL2 ARM64Op_saddl2writes to high half of the dest. regis
796 //	SADDW	//0x0E201000,/* SADDW ARM64Op_saddwwrites to low half of the dest. registe
797 //	SADDW2	//0x4E201000,/* SADDW2 ARM64Op_saddw2writes to high half of the dest. reg
798 //	SSUBL	//0x0E202000,/* SSUBL ARM64Op_ssublwrites to low half of the dest. register
799 //	SSUBL2	//0x4E202000,/* SSUBL2 ARM64Op_ssubl2writes to high half of the dest. regist
800 //	SSUBW	//0x0E203000,/* SSUBW ARM64Op_ssubwwrites to low half of the dest. registe
801 //	SSUBW2	//0x4E203000,/* SSUBW2 ARM64Op_ssubw2writes to high half of the dest. reg
802 //	ADDHN	//0x0E204000,/* ADDHN ARM64Op_addhnwrites to low half of the dest. registe
803 <i> </i>	ADDHN2	//0x4E204000,/* ADDHN2 ARM64Op_addhn2writes to high half of the dest. regi
804 //	SABAL	//0x0E205000,/* SABAL ARM64Op_sabalwrites to low half of the dest. register
805 //	SABAL2	//0x4E205000,/* SABAL2 ARM64Op_sabal2writes to high half of the dest. regist
806 <i> </i>	SUBHN	//0x0E206000,/* SUBHN ARM64Op_subhnwrites to low half of the dest. registe
807 //	SUBHN2	//0x4E206000,/* SUBHN2 ARM64Op_subhn2writes to high half of the dest. regi
808 <i> </i>	SABDL	//0x0E207000,/* SABDL ARM64Op_sabdlwrites to low half of the dest. register
809 <i> </i>	SABDL2	//0x4E207000,/* SABDL2 ARM64Op_sabdl2writes to high half of the dest. regis
810 //	SMLAL	//0x0E208000,/* SMLAL ARM64Op_smlal_vectorwrites to low half of the dest. r
811 //	SMLAL2	//0x4E208000,/* SMLAL2 ARM64Op_smlal2_vectorwrites to high half of the des
812 //	SQDMLAL	//0x0E209000,/* SQDMLAL ARM64Op_sqdmlal_vector_Vectorwrites to low half
813 //	SQDMLAL2	//0x4E209000,/* SQDMLAL2 ARM64Op_sqdmlal2_vector_Vectorwrites to high h
814 //	SMLSL	//0x0E20A000,/* SMLSL ARM64Op_smlsl_vectorwrites to low half of the dest. ı
815 //	SMLSL2	//0x4E20A000,/* SMLSL2 ARM64Op_smlsl2_vectorwrites to high half of the des
816 //	SQDMLSL	//0x0E20B000,/* SQDMLSL ARM64Op_sqdmlsl_vector_Vectorwrites to low half
817 //	SQDMLSL2	//0x4E20B000,/* SQDMLSL2 ARM64Op_sqdmlsl2_vector_Vectorwrites to high h
818 <i> </i>	SMULL	//0x0E20C000,/* SMULL ARM64Op_smull_vectorwrites to low half of the dest.
819 //	SMULL2	//0x4E20C000,/* SMULL2 ARM64Op_smull2_vectorwrites to high half of the de
820 <i> </i>	SQDMULL	//0x0E20D000,/* SQDMULL ARM64Op_sqdmull_vector_Vectorwrites to low half
821 <i> </i>	SQDMULL2	//0x4E20D000,/* SQDMULL2 ARM64Op_sqdmull2_vector_Vectorwrites to high h

1 in_use	Opcode	//BINARY Opcode Opcodecomments
822 	PMULL	//0x0E20E000,/* PMULL ARM64Op_pmullwrites to low half of the dest. register
823 //	PMULL2	//0x4E20E000,/* PMULL2 ARM64Op_pmull2writes to high half of the dest. regis
824 //	UADDL	//0x2E200000,/* UADDL ARM64Op_uaddlwrites to low half of the dest. register
825 //	UADDL2	//0x6E200000,/* UADDL2 ARM64Op_uaddl2writes to high half of the dest. regis
826 //	UADDW	//0x2E201000,/* UADDW ARM64Op_uaddwwrites to low half of the dest. regist
827 //	UADDW2	//0x6E201000,/* UADDW2 ARM64Op_uaddw2writes to high half of the dest. reç
828 //	USUBL	//0x2E202000,/* USUBL ARM64Op_usublwrites to low half of the dest. register
829 //	USUBL2	//0x6E202000,/* USUBL2 ARM64Op_usubl2writes to high half of the dest. regis
830 //	USUBW	//0x2E203000,/* USUBW ARM64Op_usubwwrites to low half of the dest. regist
831 //	USUBW2	//0x6E203000,/* USUBW2 ARM64Op_usubw2writes to high half of the dest. reg
832 //	RADDHN	//0x2E204000,/* RADDHN ARM64Op_raddhnwrites to low half of the dest. regis
833 <i> </i>	RADDHN2	//0x6E204000,/* RADDHN2 ARM64Op_raddhn2writes to high half of the dest. re
834 //	UABAL	//0x2E205000,/* UABAL ARM64Op_uabalwrites to low half of the dest. register
835 //	UABAL2	//0x6E205000,/* UABAL2 ARM64Op_uabal2writes to high half of the dest. regis
836 <i> </i>	RSUBHN	//0x2E206000,/* RSUBHN ARM64Op_rsubhnwrites to low half of the dest. regis
837 //	RSUBHN2	//0x6E206000,/* RSUBHN2 ARM64Op_rsubhn2writes to high half of the dest. re
838 <i> </i>	UABDL	//0x2E207000,/* UABDL ARM64Op_uabdlwrites to low half of the dest. register
839 <i> </i>	UABDL2	//0x6E207000,/* UABDL2 ARM64Op_uabdl2writes to high half of the dest. regis
840 //	UMLAL	//0x2E208000,/* UMLAL ARM64Op_umlal_vectorwrites to low half of the dest. \(\)
841 //	UMLAL2	//0x6E208000,/* UMLAL2 ARM64Op_umlal2_vectorwrites to high half of the des
842 //	UMLSL	//0x2E20A000,/* UMLSL ARM64Op_umlsl_vectorwrites to low half of the dest.
843 //	UMLSL2	//0x6E20A000,/* UMLSL2 ARM64Op_umlsl2_vectorwrites to high half of the de
844 //	UMULL	//0x2E20C000,/* UMULL ARM64Op_umull_vectorwrites to low half of the dest.
845 //	UMULL2	//0x6E20C000,/* UMULL2 ARM64Op_umull2_vectorwrites to high half of the de
	dvSIMD two-reg misc	/* AdvSIMD two-reg misc */
847 //	REV64	//0x0E200800,/* REV64 ARM64Op_rev64 */
848 <i> </i>	REV16	//0x0E201800,/* REV16 ARM64Op_rev16_vector */
849 <i> </i>	SADDLP	//0x0E202800,/* SADDLP ARM64Op_saddlp */
850 //	SUQADD	//0x0E203800,/* SUQADD ARM64Op_suqadd_Vector */
851 //	CLS	//0x0E204800,/* CLS ARM64Op_cls_vector */
852 //	CNT	//0x0E205800,/* CNT ARM64Op_cnt */
853 <i> </i>	SADALP	//0x0E206800,/* SADALP ARM64Op_sadalp */
854 <i> </i>	SQABS	//0x0E207800,/* SQABS ARM64Op_sqabs_Vector */
855 //	CMGT	//0x0E208800,/* CMGT ARM64Op_cmgt_zero_Vector */

1 in_use	Opcode	//BINARY Opcode Opcodecomments
856 //	CMEQ	//0x0E209800,/* CMEQ ARM64Op_cmeq_zero_Vector */
857 //	CMLT	//0x0E20A800,/* CMLT ARM64Op_cmlt_zero_Vector */
858 //	ABS	//0x0E20B800,/* ABS ARM64Op_abs_Vector */
859 //	XTN	//0x0E212800,/* XTN
860 //	XTN2	//0x0E212800,/* XTN2 ARM64Op_xtn2 */
861 //	SQXTN	//0x0E214800,/* SQXTN ARM64Op_sqxtn_Vector */
862 //	SQXTN2	//0x0E214800,/* SQXTN2
863 //	FCVTN	//0x0E216800,/* FCVTN ARM64Op_fcvtn */
864 //	FCVTN2	//0x0E216800,/* FCVTN2
865 //	FCVTL	//0x0E217800,/* FCVTL ARM64Op_fcvtl */
866 //	FCVTL2	//0x0E217800,/* FCVTL2 ARM64Op_fcvtl2 */
867 //	FRINTN	//0x0E218800,/* FRINTN ARM64Op_frintn_vector */
868 //	FRINTM	//0x0E219800,/* FRINTM ARM64Op_frintm_vector */
869 //	FCVTNS	//0x0E21A800,/* FCVTNS ARM64Op_fcvtns_vector_Vector */
870 //	FCVTMS	//0x0E21B800,/* FCVTMS ARM64Op_fcvtms_vector_Vector */
871 //	FCVTAS	//0x0E21C800,/* FCVTAS ARM64Op_fcvtas_vector_Vector */
872 //	SCVTF	//0x0E21D800,/* SCVTF ARM64Op_scvtf_vector_integer_Vector */
873 //	FCMGT	//0x0EA0C800,/* FCMGT ARM64Op_fcmgt_zero_Vector */
874 //	FCMEQ	//0x0EA0D800,/* FCMEQ ARM64Op_fcmeq_zero_Vector */
875 //	FCMLT	//0x0EA0E800,/* FCMLT ARM64Op_fcmlt_zero_Vector */
876 //	FABS	//0x0EA0F800,/* FABS ARM64Op_fabs_vector */
877 //	FRINTP	//0x0EA18800,/* FRINTP ARM64Op_frintp_vector */
878 //	FRINTZ	//0x0EA19800,/* FRINTZ ARM64Op_frintz_vector */
879 //	FCVTPS	//0x0EA1A800,/* FCVTPS ARM64Op_fcvtps_vector_Vector */
880 //	FCVTZS	//0x0EA1B800,/* FCVTZS ARM64Op_fcvtzs_vector_integer_Vector */
881 //	URECPE	//0x0EA1C800,/* URECPE ARM64Op_urecpe */
882 //	FRECPE	//0x0EA1D800,/* FRECPE ARM64Op_frecpe_Vector */
883 //	REV32	//0x2E200800,/* REV32 ARM64Op_rev32_vector */
884 //	UADDLP	//0x2E202800,/* UADDLP ARM64Op_uaddlp */
885 //	USQADD	//0x2E203800,/* USQADD ARM64Op_usqadd_Vector */
886 <i> </i>	CLZ	//0x2E204800,/* CLZ ARM64Op_clz_vector */
887 //	UADALP	//0x2E206800,/* UADALP ARM64Op_uadalp */
888 <i> </i>	SQNEG	//0x2E207800,/* SQNEG ARM64Op_sqneg_Vector */
889 <i> </i>	CMGE	//0x2E208800,/* CMGE ARM64Op_cmge_zero_Vector */

1 in_u	ise Opcode	//BINARY Opcode Opcodecomments
890 //	CMLE	//0x2E209800,/* CMLE ARM64Op_cmle_zero_Vector */
891 <i> </i>	NEG	//0x2E20B800,/* NEG ARM64Op_neg_vector_Vector */
892 <i> </i>	SQXTUN	//0x2E212800,/* SQXTUN ARM64Op_sqxtun_Vector */
893 <i> </i>	SQXTUN2	//0x2E212800,/* SQXTUN2 ARM64Op_sqxtun2_Vector */
894 <i> </i>	SHLL	//0x2E213800,/* SHLL ARM64Op_shll */
895 //	SHLL2	//0x2E213800,/* SHLL2 ARM64Op_shll2 */
896 <i>II</i>	UQXTN	//0x2E214800,/* UQXTN ARM64Op_uqxtn_Vector */
897 //	UQXTN2	//0x2E214800,/* UQXTN2
898 <i>II</i>	FCVTXN	//0x2E216800,/* FCVTXN ARM64Op_fcvtxn_Vector */
899 <i> </i>	FCVTXN2	//0x2E216800,/* FCVTXN2 ARM64Op_fcvtxn2_Vector */
900 //	FRINTA	//0x2E218800,/* FRINTA ARM64Op_frinta_vector */
901 //	FRINTX	//0x2E219800,/* FRINTX ARM64Op_frintx_vector */
902 //	FCVTNU	//0x2E21A800,/* FCVTNU ARM64Op_fcvtnu_vector_Vector */
903 //	FCVTMU	//0x2E21B800,/* FCVTMU ARM64Op_fcvtmu_vector_Vector */
904 //	FCVTAU	//0x2E21C800,/* FCVTAU ARM64Op_fcvtau_vector_Vector */
905 //	UCVTF	//0x2E21D800,/* UCVTF ARM64Op_ucvtf_vector_integer_Vector */
906 //	NOT	//0x2E205800,/* NOT ARM64Op_not */
907 //	RBIT	//0x2E605800,/* RBIT ARM64Op_rbit_vector */
908 //	FCMGE	//0x2EA0C800,/* FCMGE ARM64Op_fcmge_zero_Vector */
909 //	FCMLE	//0x2EA0D800,/* FCMLE ARM64Op_fcmle_zero_Vector */
910 <i> </i>	FNEG	//0x2EA0F800,/* FNEG ARM64Op_fneg_vector */
911 //	FRINTI	//0x2EA19800,/* FRINTI ARM64Op_frinti_vector */
912 //	FCVTPU	//0x2EA1A800,/* FCVTPU ARM64Op_fcvtpu_vector_Vector */
913 <i> </i>	FCVTZU	//0x2EA1B800,/* FCVTZU ARM64Op_fcvtzu_vector_integer_Vector */
914 <i> </i>	URSQRTE	//0x2EA1C800,/* URSQRTE ARM64Op_ursqrte */
915 //	FRSQRTE	//0x2EA1D800,/* FRSQRTE ARM64Op_frsqrte_Vector */
916 <i> </i>	FSQRT	//0x2EA1F800,/* FSQRT ARM64Op_fsqrt_vector */
917 //	AdvSIMD across lanes	/* AdvSIMD across lanes */
918 <i> </i>	SADDLV	//0x0E303800,/* SADDLV ARM64Op_saddlv */
919 <i> </i>	SMAXV	//0x0E30A800,/* SMAXV ARM64Op_smaxv */
920 //	SMINV	//0x0E31A800,/* SMINV ARM64Op_sminv */
921 //	ADDV	//0x0E31B800,/* ADDV
922 //	UADDLV	//0x2E303800,/* UADDLV ARM64Op_uaddlv */
923 <i> </i>	UMAXV	//0x2E30A800,/* UMAXV ARM64Op_umaxv */

```
in use Opcode
                                                //BINARY Opcode
                                                                        Opcodecomments
924 //
             UMINV
                                                //0x2E31A800,/* UMINV
                                                                       ARM64Op uminv */
925 //
             FMAXNMV
                                                //0x2E30C800,/* FMAXNMV ARM64Op fmaxnmv */
926 II
             FMAXV
                                                //0x2E30F800,/* FMAXV
                                                                       ARM64Op fmaxv */
927 //
             FMINNMV
                                                //0x2EB0C800,/* FMINNMV ARM64Op fminnmv */
928 II
             FMINV
                                                //0x2EB0F800./* FMINV
                                                                       ARM64Op fminv */
929 //
          AdvSIMD copy
                                                /* AdvSIMD copy */
930 //
             DUP
                                                //0x0E000400,/* DUP
                                                                      ARM64Op dup element Vector */
931 //
             DUP
                                                //0x0E000C00,/* DUP
                                                                      ARM64Op dup general */
932 //
             SMOV
                                                //0x0E002C00,/* SMOV
                                                                       ARM64Op smov 32 bit */
933 //
             UMOV
                                                //0x0E003C00,/* UMOV
                                                                       ARM64Op umov 32 bit */
934 //
             INS
                                                //0x4E001C00,/* INS
                                                                      ARM64Op ins general */
935 //
             SMOV
                                                //0x4E002C00,/* SMOV
                                                                       ARM64Op smov 64 bit */
936 //
             UMOV
                                                //0x4E003C00,/* UMOV
                                                                       ARM64Op umov 64 bit */
937 //
             INS
                                                //0x6E000400,/* INS
                                                                     ARM64Op ins element */
938 //
          AdvSIMD vector x indexed element
                                                /* AdvSIMD vector x indexed element */
939 //
             SMLAL
                                                //0x0F002000,/* SMLAL ARM64Op smlal by element */
940 //
             SMLAL2
                                                //0x0F002000,/* SMLAL2 ARM64Op smlal2 by element */
941 //
             SQDMLAL
                                                //0x0F003000,/* SQDMLAL ARM64Op sqdmlal by element Vector */
942 //
             SQDMLAL2
                                                //0x0F003000,/* SQDMLAL2 ARM64Op sqdmlal2 by element Vector */
943 //
             SMLSL
                                                //0x0F006000,/* SMLSL ARM64Op smlsl by element */
944 //
             SMLSL2
                                                //0x0F006000,/* SMLSL2 ARM64Op smlsl2 by element */
945 //
             SQDMLSL
                                                //0x0F007000,/* SQDMLSL ARM64Op sqdmlsl by element Vector */
946 //
             SQDMLSL2
                                                //0x0F007000,/* SQDMLSL2 ARM64Op sqdmlsl2 by element Vector */
947 //
             MUL
                                                //0x0F008000,/* MUL
                                                                      ARM64Op mul by element */
948 //
             SMULL
                                                //0x0F00A000,/* SMULL ARM64Op smull by element */
949 //
             SMULL2
                                                //0x0F00A000,/* SMULL2 ARM64Op smull2 by element */
950 //
             SQDMULL
                                                //0x0F00B000,/* SQDMULL ARM64Op_sqdmull_by_element Vector */
951 //
                                                //0x0F00B000,/* SQDMULL2 ARM64Op sqdmull2 by element Vector */
             SQDMULL2
952 //
                                                //0x0F00C000,/* SQDMULH ARM64Op sqdmulh_by_element_Vector */
             SQDMULH
953 |
             SQRDMULH
                                                //0x0F00D000,/* SQRDMULH ARM64Op sqrdmulh by element Vector */
954 //
             FMLA
                                                //0x0F801000,/* FMLA
                                                                      ARM64Op fmla by element Vector */
955 |
             FMLS
                                                //0x0F805000,/* FMLS
                                                                      ARM64Op_fmls_by_element_Vector */
956 //
             FMUL
                                                //0x0F809000./* FMUL
                                                                      ARM64Op fmul by element Vector */
957 //
             MLA
                                                                      ARM64Op mla by element */
                                                //0x2F000000,/* MLA
```

```
Opcode
                                                  //BINARY Opcode
                                                                         Opcodecomments
   in use
958 //
             UMLAL
                                                  //0x2F002000,/* UMLAL
                                                                         ARM64Op umlal by element */
959 //
             UMLAL2
                                                  //0x2F002000,/* UMLAL2 ARM64Op umlal2 by element */
960 //
             MLS
                                                  //0x2F004000,/* MLS
                                                                        ARM64Op mls by element */
961 //
             UMLSL
                                                  //0x2F006000,/* UMLSL ARM64Op umlsl by element */
962 //
             UMLSL2
                                                  //0x2F006000,/* UMLSL2 ARM64Op umlsl2 by element */
963 //
             UMULL
                                                  //0x2F00A000,/* UMULL ARM64Op umull by element */
964 //
             UMULL2
                                                  //0x2F00A000,/* UMULL2 ARM64Op umull2 by element */
                                                  //0x2F809000,/* FMULX ARM64Op fmulx by element Vector */
965 //
             FMULX
966 //
          AdvSIMD modified immediate
                                                  /* AdvSIMD modified immediate */
967 //
             MOVI
                                                  //0x0F000400,/* MOVI
                                                                        ARM64Op movi 32 bit shifted immediate */
968 //
             ORR
                                                  //0x0F001400,/* ORR
                                                                        ARM64Op orr vector immediate 32 bit */
969 //
             MOVI
                                                  //0x0F008400,/* MOVI
                                                                        ARM64Op movi 16 bit shifted immediate */
             ORR
970 ||
                                                  //0x0F009400,/* ORR
                                                                        ARM64Op orr vector immediate 16 bit */
971 //
             MOVI
                                                                        ARM64Op movi 32 bit shifting ones */
                                                  //0x0F00C400,/* MOVI
972 //
             MOVI
                                                  //0x0F00E400,/* MOVI
                                                                        ARM64Op_movi_8_bit */
                                                                        ARM64Op_fmov_vector_immediate_Single precision
973 //
             FMOV
                                                  //0x0F00F400,/* FMOV
974 //
             MVNI
                                                  //0x2F000400,/* MVNI
                                                                        ARM64Op_mvni_32_bit_shifted_immediate */
975 //
             BIC
                                                  //0x2F001400./* BIC
                                                                       ARM64Op bic vector immediate 32 bit */
976 //
             MVNI
                                                  //0x2F008400./* MVNI
                                                                        ARM64Op_mvni_16_bit_shifted_immediate */
977 //
             BIC
                                                  //0x2F009400./* BIC
                                                                       ARM64Op bic vector immediate 16 bit */
                                                                        ARM64Op_mvni_32_bit_shifting_ones */
978 ||
             MVNI
                                                  //0x2F00C400,/* MVNI
979 ||
             MOVI
                                                  //0x2F00E400./* MOVI
                                                                        ARM64Op movi 64 bit scalar */
980 //
             MOVI
                                                  //0x6F00E400./* MOVI
                                                                        ARM64Op movi 64 bit vector */
981 //
             FMOV
                                                  //0x6F00F400,/* FMOV
                                                                         ARM64Op fmov vector immediate Double precision
982 //
          AdvSIMD shift by immediate
                                                  /* AdvSIMD shift by immediate */
983 //
             SSHR
                                                  //0x0F000400,/* SSHR
                                                                        ARM64Op sshr Vector */
984 //
             SSRA
                                                  //0x0F001400,/* SSRA
                                                                        ARM64Op ssra Vector */
985 //
             SRSHR
                                                  //0x0F002400,/* SRSHR
                                                                         ARM64Op srshr Vector */
986 //
             SRSRA
                                                  //0x0F003400,/* SRSRA
                                                                         ARM64Op srsra Vector */
                                                                       ARM64Op shl Vector */
987 //
             SHL
                                                  //0x0F005400,/* SHL
988 //
             SQSHL
                                                  //0x0F007400,/* SQSHL
                                                                         ARM64Op sqshl immediate Vector */
989 //
             SHRN
                                                  //0x0F008400,/* SHRN
                                                                        ARM64Op_shrn */
990 //
             SHRN2
                                                  //0x0F008400,/* SHRN2
                                                                         ARM64Op shrn2 */
991 //
             RSHRN
                                                  //0x0F008C00,/* RSHRN
                                                                        ARM64Op rshrn */
```

1 in_use	Opcode	//BINARY Opcode Opcodecomments
992 //	RSHRN2	//0x0F008C00,/* RSHRN2 ARM64Op_rshrn2 */
993 //	SQSHRN	//0x0F009400,/* SQSHRN ARM64Op_sqshrn_Vector */
994 //	SQSHRN2	//0x0F009400,/* SQSHRN2 ARM64Op_sqshrn2_Vector */
995 //	SQRSHRN	//0x0F009C00,/* SQRSHRN ARM64Op_sqrshrn_Vector */
996 //	SQRSHRN2	//0x0F009C00,/* SQRSHRN2 ARM64Op_sqrshrn2_Vector */
997 //	SSHLL	//0x0F00A400,/* SSHLL ARM64Op_sshll */
998 //	SSHLL2	//0x0F00A400,/* SSHLL2 ARM64Op_sshll2 */
999 //	SCVTF	//0x0F00E400,/* SCVTF ARM64Op_scvtf_vector_fixed_point_Vector */
100(//	FCVTZS	//0x0F00FC00,/* FCVTZS ARM64Op_fcvtzs_vector_fixed_point_Vector */
1001	USHR	//0x2F000400,/* USHR ARM64Op_ushr_Vector */
1002 //	USRA	//0x2F001400,/* USRA ARM64Op_usra_Vector */
1003 //	URSHR	//0x2F002400,/* URSHR
₁₀₀₄ //	URSRA	//0x2F003400,/* URSRA ARM64Op_ursra_Vector */
1005 //	SRI	//0x2F004400,/* SRI ARM64Op_sri_Vector */
100€ //	SLI	//0x2F005400,/* SLI ARM64Op_sli_Vector */
1007 //	SQSHLU	//0x2F006400,/* SQSHLU ARM64Op_sqshlu_Vector */
1008 //	UQSHL	//0x2F007400,/* UQSHL ARM64Op_uqshl_immediate_Vector */
1009 //	SQSHRUN	//0x2F008400,/* SQSHRUN ARM64Op_sqshrun_Vector */
101(//	SQSHRUN2	//0x2F008400,/* SQSHRUN2 ARM64Op_sqshrun2_Vector */
1011 //	SQRSHRUN	//0x2F008C00,/* SQRSHRUN ARM64Op_sqrshrun_Vector */
1012 //	SQRSHRUN2	//0x2F008C00,/* SQRSHRUN2 ARM64Op_sqrshrun2_Vector */
1013 //	UQSHRN	//0x2F009400,/* UQSHRN ARM64Op_uqshrn_Vector */
1014 //	UQRSHRN	//0x2F009C00,/* UQRSHRN ARM64Op_uqrshrn_Vector */
1015 //	UQRSHRN2	//0x2F009C00,/* UQRSHRN2 ARM64Op_uqrshrn2_Vector */
1016 //	USHLL	//0x2F00A400,/* USHLL ARM64Op_ushll */
1017 //	USHLL2	//0x2F00A400,/* USHLL2
1018 //	UCVTF	//0x2F00E400,/* UCVTF ARM64Op_ucvtf_vector_fixed_point_Vector */
1019 //	FCVTZU	//0x2F00FC00,/* FCVTZU ARM64Op_fcvtzu_vector_fixed_point_Vector */
102(// Ac	dvSIMD TBL/TBX	/* AdvSIMD TBL/TBX */
1021 //	TBL	//0x0E000000,/* TBL ARM64Op_tbl_Single_register_table */
1022 //	TBX	//0x0E001000,/* TBX ARM64Op_tbx_Single_register_table */
1023 //	TBL	//0x0E002000,/* TBL ARM64Op_tbl_Two_register_table */
₁₀₂₄ //	TBX	//0x0E003000,/* TBX ARM64Op_tbx_Two_register_table */
1025 //	TBL	//0x0E004000,/* TBL ARM64Op_tbl_Three_register_table */

```
Opcode
                                                     //BINARY Opcode
                                                                              Opcodecomments
    in use
102€ //
              TBX
                                                     //0x0E005000,/* TBX
                                                                            ARM64Op tbx Three register table */
1027 //
              TBL
                                                     //0x0E006000./* TBL
                                                                            ARM64Op tbl Four register table */
1028 //
              TBX
                                                     //0x0E007000./* TBX
                                                                            ARM64Op tbx Four register table */
1029
           AdvSIMD ZIP/UZP/TRN
                                                     /* AdvSIMD ZIP/UZP/TRN */
103( //
              UZP1
                                                     //0x0E001800./* UZP1
                                                                             ARM64Op uzp1 */
1031
              TRN1
                                                     //0x0E002800./* TRN1
                                                                             ARM64Op trn1 */
1032 //
              ZIP1
                                                     //0x0E003800./* ZIP1
                                                                            ARM64Op zip1 */
1033 //
              UZP2
                                                     //0x0E005800,/* UZP2
                                                                             ARM64Op uzp2 */
1034 //
              TRN2
                                                     //0x0E006800,/* TRN2
                                                                             ARM64Op trn2 */
1035 //
              ZIP2
                                                                            ARM64Op zip2 */
                                                     //0x0E007800,/* ZIP2
103£ //
           AdvSIMD EXT
                                                     /* AdvSIMD EXT */
1037 //
              FXT
                                                     //0x2E000000,/* EXT
                                                                            ARM64Op ext */
1038 // Loads and stores
                                                     /* Loads and stores */
1039
           AdvSIMD load/store multiple structures
                                                     /* AdvSIMD load/store multiple structures */
104( //
              ST4
                                                                            ARM64Op st4 multiple structures No offset */
                                                     //0x0C000000,/* ST4
1041//
              ST1
                                                                            ARM64Op st1 multiple structures Four registers */
                                                     //0x0C002000,/* ST1
1042 //
              ST3
                                                                            ARM64Op_st3_multiple_structures_No_offset */
                                                     //0x0C004000,/* ST3
1043 //
              ST1
                                                     //0x0C006000./* ST1
                                                                            ARM64Op st1 multiple structures Three registers */
1044 //
              ST1
                                                                            ARM64Op_st1_multiple_structures_One_register */
                                                     //0x0C007000./* ST1
1045 //
              ST2
                                                     //0x0C008000./* ST2
                                                                            ARM64Op st2 multiple structures No offset */
1046 //
              ST1
                                                     //0x0C00A000./* ST1
                                                                            ARM64Op st1 multiple structures Two registers */
1047 //
              LD4
                                                     //0x0C400000./* LD4
                                                                            ARM64Op Id4 multiple structures No offset */
1048 //
              LD1
                                                     //0x0C402000./* LD1
                                                                            ARM64Op Id1 multiple structures Four registers */
1049
              LD3
                                                     //0x0C404000,/* LD3
                                                                            ARM64Op Id3 multiple structures No offset */
1050 //
              LD1
                                                     //0x0C406000,/* LD1
                                                                            ARM64Op Id1 multiple structures Three registers */
1051
                                                                            ARM64Op Id1 multiple structures One register */
              LD1
                                                     //0x0C407000,/* LD1
1052 //
              LD2
                                                                            ARM64Op Id2 multiple structures No offset */
                                                     //0x0C408000,/* LD2
1053 //
              LD1
                                                     //0x0C40A000,/* LD1
                                                                            ARM64Op Id1 multiple structures Two registers */
1054
           AdvSIMD load/store multiple structures (pc /* AdvSIMD load/store multiple structures (post-indexed) */
1055 //
              ST4
                                                                            ARM64Op st4 multiple structures Register offsetRm!
                                                     //0x0C800000,/* ST4
1056 //
              ST1
                                                                            ARM64Op st1 multiple structures Four registers regis
                                                     //0x0C802000./* ST1
1057 //
              ST3
                                                                            ARM64Op_st3_multiple_structures_Register_offsetRm!
                                                     //0x0C804000,/* ST3
1058 //
              ST1
                                                     //0x0C806000./* ST1
                                                                            ARM64Op_st1_multiple_structures_Three_registers_reg
1059
              ST1
                                                     //0x0C807000./* ST1
                                                                            ARM64Op_st1_multiple_structures_One_register_regist
```

1 in_use	Opcode	//BINARY Opcode	e Opcodecomments
106(//	ST2	//0x0C808000,/* ST2	ARM64Op_st2_multiple_structures_Register_offsetRm!
1061 //	ST1	//0x0C80A000,/* ST1	ARM64Op_st1_multiple_structures_Two_registers_
1062 //	ST4	//0x0C9F0000,/* ST4	ARM64Op_st4_multiple_structures_Immediate_offset */
1063 //	ST1	//0x0C9F2000,/* ST1	ARM64Op_st1_multiple_structures_Four_registers_imm
1064 //	ST3	//0x0C9F4000,/* ST3	ARM64Op_st3_multiple_structures_Immediate_offset */
106ŧ //	ST1	//0x0C9F6000,/* ST1	ARM64Op_st1_multiple_structures_Three_registers_im
106€ //	ST1	//0x0C9F7000,/* ST1	ARM64Op_st1_multiple_structures_One_register_imme
1067 //	ST2	//0x0C9F8000,/* ST2	ARM64Op_st2_multiple_structures_Immediate_offset */
1068 //	ST1	//0x0C9FA000,/* ST1	ARM64Op_st1_multiple_structures_Two_registers_imm
1069 //	LD4	//0x0CC00000,/* LD4	ARM64Op_ld4_multiple_structures_Register_offsetRm
107(//	LD1	//0x0CC02000,/* LD1	ARM64Op_ld1_multiple_structures_Four_registers_regi
1071 //	LD3	//0x0CC04000,/* LD3	ARM64Op_ld3_multiple_structures_Register_offsetRm
1072 //	LD1	//0x0CC06000,/* LD1	ARM64Op_ld1_multiple_structures_Three_registers_re
1073 //	LD1	//0x0CC07000,/* LD1	ARM64Op_ld1_multiple_structures_One_register_regis
1074 //	LD2	//0x0CC08000,/* LD2	ARM64Op_ld2_multiple_structures_Register_offsetRm
1075 //	LD1	//0x0CC0A000,/* LD1	ARM64Op_ld1_multiple_structures_Two_registers_regi
1076 //	LD4	//0x0CDF0000,/* LD4	ARM64Op_ld4_multiple_structures_Immediate_offset */
1077 //	LD1	//0x0CDF2000,/* LD1	ARM64Op_ld1_multiple_structures_Four_registers_imn
1078 //	LD3	//0x0CDF4000,/* LD3	ARM64Op_ld3_multiple_structures_Immediate_offset */
1079 //	LD1	//0x0CDF6000,/* LD1	ARM64Op_ld1_multiple_structures_Three_registers_im
108(//	LD1	//0x0CDF7000,/* LD1	ARM64Op_ld1_multiple_structures_One_register_imme
1081 //	LD2	//0x0CDF8000,/* LD2	ARM64Op_ld2_multiple_structures_Immediate_offset */
1082 //	LD1	//0x0CDFA000,/* LD1	ARM64Op_ld1_multiple_structures_Two_registers_imn
	dvSIMD load/store single structure	/* AdvSIMD load/store si	_
1084 //	ST1	//0x0D000000,/* ST1	ARM64Op_st1_single_structure_8_bit */
1085 //	ST3	//0x0D002000,/* ST3	ARM64Op_st3_single_structure_8_bit */
108€ //	ST1	//0x0D004000,/* ST1	ARM64Op_st1_single_structure_16_bit */
1087 //	ST3	//0x0D006000,/* ST3	ARM64Op_st3_single_structure_16_bit */
1088 //	ST1	//0x0D008000,/* ST1	ARM64Op_st1_single_structure_32_bit */
1089 //	ST1	//0x0D008400,/* ST1	ARM64Op_st1_single_structure_64_bit */
109(//	ST3	//0x0D00A000,/* ST3	ARM64Op_st3_single_structure_32_bit */
1091 //	ST3	//0x0D00A400,/* ST3	ARM64Op_st3_single_structure_64_bit */
1092 //	ST2	//0x0D200000,/* ST2	ARM64Op_st2_single_structure_8_bit */
1095 //	ST4	//0x0D202000,/* ST4	ARM64Op_st4_single_structure_8_bit */

1 in_use	Opcode	//BINARY Opc	ode Opcodecomments
1094 //	ST2	//0x0D204000,/* ST2	2 ARM64Op_st2_single_structure_16_bit */
109ŧ //	ST4	//0x0D206000,/* ST4	ARM64Op_st4_single_structure_16_bit */
1096 //	ST2	//0x0D208000,/* ST2	2 ARM64Op_st2_single_structure_32_bit */
1097 //	ST2	//0x0D208400,/* ST2	2 ARM64Op_st2_single_structure_64_bit */
1098 //	ST4	//0x0D20A000,/* ST	4 ARM64Op_st4_single_structure_32_bit */
1099 //	ST4	//0x0D20A400,/* ST	4 ARM64Op_st4_single_structure_64_bit */
110(//	LD1	//0x0D400000,/* LD	ARM64Op_ld1_single_structure_8_bit */
1101 //	LD3	//0x0D402000,/* LD3	ARM64Op_ld3_single_structure_8_bit */
1102 //	LD1	//0x0D404000,/* LD	ARM64Op_ld1_single_structure_16_bit */
1103 //	LD3	//0x0D406000,/* LD3	. = = = = = =
1104 //	LD1	//0x0D408000,/* LD	ARM64Op_ld1_single_structure_32_bit */
1105 //	LD1	//0x0D408400,/* LD	
1106 //	LD3	//0x0D40A000,/* LD	
1107 //	LD3	//0x0D40A400,/* LD	
1108 //	LD1R	//0x0D40C000,/* LD	·
1106 //	LD3R	//0x0D40E000,/* LD	· - - -
111(//	LD2	//0x0D600000,/* LD2	· ·
1111//	LD4	//0x0D602000,/* LD4	. = = = = = =
1112 //	LD2	//0x0D604000,/* LD2	
1118 //	LD4	//0x0D606000,/* LD4	
1114 //	LD2	//0x0D608000,/* LD2	. = = = = = =
1115 //	LD2	//0x0D608400,/* LD2	
1116	LD4	//0x0D60A000,/* LD	
1117 //	LD4	//0x0D60A400,/* LD	· ·
1118 //	LD2R	//0x0D60C000,/* LD	· — — —
1116 //	LD4R	//0x0D60E000,/* LD	·
	dvSIMD load/store single structure (post		,
1121 //	ST1	//0x0D800000,/* ST	
1122 //	ST3	//0x0D802000,/* ST3	
1128 //	ST1	//0x0D804000,/* ST	
1124 //	ST3	//0x0D806000,/* ST3	
1125 //	ST1	//0x0D808000,/* ST	
1126	ST1	//0x0D808400,/* ST	
1127 //	ST3	//0x0D80A000,/* ST	3 ARM64Op_st3_single_structure_32_bit_register_offsetF

1 in_use	Opcode	//BINARY Opcode	Opcodecomments
1128 //	ST3	//0x0D80A400,/* ST3	ARM64Op_st3_single_structure_64_bit_register_offsetF
1129 //	ST1	//0x0D9F0000,/* ST1	ARM64Op_st1_single_structure_8_bit_immediate_offse
113(//	ST3	//0x0D9F2000,/* ST3	ARM64Op_st3_single_structure_8_bit_immediate_offse
1131 //	ST1	//0x0D9F4000,/* ST1	ARM64Op_st1_single_structure_16_bit_immediate_offs
₁₁₃₂ //	ST3	//0x0D9F6000,/* ST3	ARM64Op_st3_single_structure_16_bit_immediate_offs
1133 //	ST1	//0x0D9F8000,/* ST1	ARM64Op_st1_single_structure_32_bit_immediate_offs
1134 //	ST1	//0x0D9F8400,/* ST1	ARM64Op_st1_single_structure_64_bit_immediate_offs
113£ //	ST3	//0x0D9FA000,/* ST3	ARM64Op_st3_single_structure_32_bit_immediate_offs
1136 //	ST3	//0x0D9FA400,/* ST3	ARM64Op_st3_single_structure_64_bit_immediate_offs
1137 //	ST2	//0x0DA00000,/* ST2	ARM64Op_st2_single_structure_8_bit_register_offsetRi
1138 //	ST4	//0x0DA02000,/* ST4	ARM64Op_st4_single_structure_8_bit_register_offsetRi
1139 //	ST2	//0x0DA04000,/* ST2	ARM64Op_st2_single_structure_16_bit_register_offsetF
114(//	ST4	//0x0DA06000,/* ST4	ARM64Op_st4_single_structure_16_bit_register_offsetF
1141 //	ST2	//0x0DA08000,/* ST2	ARM64Op_st2_single_structure_32_bit_register_offsetF
1142 //	ST2	//0x0DA08400,/* ST2	ARM64Op_st2_single_structure_64_bit_register_offsetF
1143 //	ST4	//0x0DA0A000,/* ST4	ARM64Op_st4_single_structure_32_bit_register_offsetF
1144 //	ST4	//0x0DA0A400,/* ST4	ARM64Op_st4_single_structure_64_bit_register_offsetf
1145 //	ST2	//0x0DBF0000,/* ST2	ARM64Op_st2_single_structure_8_bit_immediate_offse
1146 //	ST4	//0x0DBF2000,/* ST4	ARM64Op_st4_single_structure_8_bit_immediate_offse
1147 //	ST2	//0x0DBF4000,/* ST2	ARM64Op_st2_single_structure_16_bit_immediate_offs
1148 //	ST4	//0x0DBF6000,/* ST4	ARM64Op_st4_single_structure_16_bit_immediate_offs
1149 //	ST2	//0x0DBF8000,/* ST2	ARM64Op_st2_single_structure_32_bit_immediate_offs
115(//	ST2	//0x0DBF8400,/* ST2	ARM64Op_st2_single_structure_64_bit_immediate_offs
1151 //	ST4	//0x0DBFA000,/* ST4	ARM64Op_st4_single_structure_32_bit_immediate_offs
1152 //	ST4	//0x0DBFA400,/* ST4	ARM64Op_st4_single_structure_64_bit_immediate_offs
1153 //	LD1	//0x0DC00000,/* LD1	ARM64Op_ld1_single_structure_8_bit_register_offsetRi
1154 //	LD3	//0x0DC02000,/* LD3	ARM64Op_ld3_single_structure_8_bit_register_offsetRi
115ŧ //	LD1	//0x0DC04000,/* LD1	ARM64Op_ld1_single_structure_16_bit_register_offsetF
1156 //	LD3	//0x0DC06000,/* LD3	ARM64Op_ld3_single_structure_16_bit_register_offsetF
1157 //	LD1	//0x0DC08000,/* LD1	ARM64Op_ld1_single_structure_32_bit_register_offsetF
1158 //	LD1	//0x0DC08400,/* LD1	ARM64Op_ld1_single_structure_64_bit_register_offsetF
1159 //	LD3	//0x0DC0A000,/* LD3	ARM64Op_ld3_single_structure_32_bit_register_offsetl
116(//	LD3	//0x0DC0A400,/* LD3	ARM64Op_ld3_single_structure_64_bit_register_offsetl
1161 //	LD1R	//0x0DC0C000,/* LD1R	ARM64Op_ld1r_Register_offsetRm != 11111 */

1 in_use	Opcode	//BINARY Opcode	Opcodecomments
1162 //	LD3R	//0x0DC0E000,/* LD3R	ARM64Op_ld3r_Register_offsetRm != 11111 */
1168 //	LD1	//0x0DDF0000,/* LD1	ARM64Op_ld1_single_structure_8_bit_immediate_offse
1164 //	LD3	//0x0DDF2000,/* LD3	ARM64Op_ld3_single_structure_8_bit_immediate_offse
1165 //	LD1	//0x0DDF4000,/* LD1	ARM64Op_ld1_single_structure_16_bit_immediate_offs
1166 //	LD3	//0x0DDF6000,/* LD3	ARM64Op_ld3_single_structure_16_bit_immediate_offs
1167 //	LD1	//0x0DDF8000,/* LD1	ARM64Op_ld1_single_structure_32_bit_immediate_offs
1168 //	LD1	//0x0DDF8400,/* LD1	ARM64Op_ld1_single_structure_64_bit_immediate_offs
1169 //	LD3	//0x0DDFA000,/* LD3	ARM64Op_ld3_single_structure_32_bit_immediate_offs
117(//	LD3	//0x0DDFA400,/* LD3	ARM64Op_ld3_single_structure_64_bit_immediate_offs
1171 //	LD1R	//0x0DDFC000,/* LD1R	ARM64Op_ld1r_Immediate_offset */
1172 //	LD3R	//0x0DDFE000,/* LD3R	ARM64Op_ld3r_Immediate_offset */
1173 //	LD2	//0x0DE00000,/* LD2	ARM64Op_ld2_single_structure_8_bit_register_offsetRi
1174 //	LD4	//0x0DE02000,/* LD4	ARM64Op_ld4_single_structure_8_bit_register_offsetRi
1175 //	LD2	//0x0DE04000,/* LD2	ARM64Op_ld2_single_structure_16_bit_register_offsetF
1176 //	LD4	//0x0DE06000,/* LD4	ARM64Op_ld4_single_structure_16_bit_register_offsetF
1177 //	LD2	//0x0DE08000,/* LD2	ARM64Op_ld2_single_structure_32_bit_register_offsetF
1178 //	LD2	//0x0DE08400,/* LD2	ARM64Op_ld2_single_structure_64_bit_register_offsetF
117§ //	LD4	//0x0DE0A000,/* LD4	ARM64Op_ld4_single_structure_32_bit_register_offsetI
118(//	LD4	//0x0DE0A400,/* LD4	ARM64Op_ld4_single_structure_64_bit_register_offsetI
1181 //	LD2R	//0x0DE0C000,/* LD2R	ARM64Op_ld2r_Register_offsetRm != 11111 */
1182 //	LD4R	//0x0DE0E000,/* LD4R	ARM64Op_ld4r_Register_offsetRm != 11111 */
1183 //	LD2	//0x0DFF0000,/* LD2	ARM64Op_ld2_single_structure_8_bit_immediate_offse
1184 //	LD4	//0x0DFF2000,/* LD4	ARM64Op_ld4_single_structure_8_bit_immediate_offse
1185 //	LD2	//0x0DFF4000,/* LD2	ARM64Op_ld2_single_structure_16_bit_immediate_offs
1186 //	LD4	//0x0DFF6000,/* LD4	ARM64Op_ld4_single_structure_16_bit_immediate_offs
1187 //	LD2	//0x0DFF8000,/* LD2	ARM64Op_ld2_single_structure_32_bit_immediate_offs
1188 //	LD2	//0x0DFF8400,/* LD2	ARM64Op_ld2_single_structure_64_bit_immediate_offs
1189 //	LD4	//0x0DFFA000,/* LD4	ARM64Op_ld4_single_structure_32_bit_immediate_offs
119(//	LD4	//0x0DFFA400,/* LD4	ARM64Op_ld4_single_structure_64_bit_immediate_offs
1191 //	LD2R	//0x0DFFC000,/* LD2R	ARM64Op_ld2r_Immediate_offset */
1192 //	LD4R	//0x0DFFE000,/* LD4R	ARM64Op_ld4r_Immediate_offset */