




PC Architecture





W.J. BUCHANAN, *Napier University, Edinburgh, UK.*





Aims

- To outline the **basic architecture** of the IBM PC.
- To show the **evolution** of the architecture, and the **enhancements** that have improved the performance of the modern PC.
- To show how **bridges** have enhanced the performance of the PC.
- To illustrate the usage of modern **chipsets**.
- To outline **hub-based** systems.
- To present a future **legacy-free system**.



Roots?

**PC
Processor**

**8250
UART
Serial
I/O**

COM1:

COM2:

**8255
Digital I/O**

**8237
DMA
Controller**

DMA0-DMA3

DMA4-DMA7

**82C59 (PIC)
Programmable
Interrupt
Controller**

IRQ0-IRQ7

IRQ8-IRQ15

1.2MHz

**82C54
PTC
Timer**

**System
Timer (IRQ0). 18.3Hz**

**Memory refresh
timer. One clock
Pulse every 15 μ s.**

Speaker tone

Roots?

The diagram shows a pink rectangular block labeled 'PC Processor' on the left. To its right is a large gray rectangular area containing several orange blocks: '8250 UART Serial I/O' at the top, '8237 DMA Controller' in the middle, '82C59 (PIC) Programmable Interrupt Controller' at the bottom left, and '82C54 PTC Timer' at the bottom right. A central text block reads 'Integration of external devices (such as Chips & Tech.)'. On the far right, an orange block is labeled '8255 Digital I/O'. A yellow note at the bottom right says 'Roots?'. On the left, there are vertical red and yellow lines and a horizontal blue line.

**PC
Processor**

**8250
UART
Serial
I/O**

**8255
Digital I/O**


**8237
DMA
Controller**

**Integration
of external
devices (such
as Chips & Tech.)**

**82C59 (PIC)
Programmable
Interrupt
Controller**

**82C54
PTC
Timer**

Roots?



Multiplied clock

**PC
Processor**

Memory

Video

**High transfer
rates** (local
bus). 32/64-bit
at 66 MHz.

Bridge

**Network
adaptor**

Hard disk

**Medium transfer
rates** (local
bus). 16/32-bit
at 33 MHz.


Bridge


**Floppy
disk**


**Serial
comms**


**Low transfer
rates** (local
bus). 8/16-bit
at 8 MHz.


*Local
bus*























PC Evolution

- ▶ ISA architecture.
- ▶ Addition of the PCI bus, for improved automated configuration.
- ▶ Addition of an on-chip level-1 cache.
- ▶ Addition of a level-2 cache onto the motherboards.
- ▶ Usage of the North/South bridge approach, for faster interfaces to memory.
- ▶ Enhancements of DRAM from EDO to SDRAM.
- ▶ Addition of the AGP interface, for faster interfaces to graphics.
- ▶ Movement of level-2 cache from motherboard to an on-package memory.
- ▶ Faster DRAM memory transfers with 100MHz and 133MHz SDRAM.
- ▶ **Hub-based architecture**, for faster transfers between the processor, graphics and memory.
- ▶ Fast **RDRAM**, for ultra-high data transfers between the processor and memory, and the AGP interface and memory.


Hub-based architecture

- ▶ **810 series:** 82801 I/O controller hub (ICH), 82802 firmware hub (FWH) and 82810 graphics memory controller hub (GMCH). This GMCH has an integrated graphics controller that uses direct AGP (integrated AGP) for ultrafast 2D and 3D effects and images. The 82810 also has an integrated hardware motion compensation to improve soft DVD video quality and a digital TV out port.
- ▶ **820 series:** 82820 memory controller hub (MCH), 82801 ICH, 82802 FWH.
- ▶ **840 series:** 82840 MCH 82801 I/O ICH 82802 FWH 82806 64-bit PCI controller hub and 82803 RDRAM-based memory repeater hub (MRH-R) or 82804 SDRAM-based memory repeater hub.


	Servers/workstation				Performance desktop		
	450NX	840	440GX	820	810E	440BX AGP	440ZX AGP
Processors	Pentium II/III Xeon	Pentium II/III Xeon	Pentium II/III Xeon	Pentium II/III	Pentium II/III	Pentium II/III	Pentium II/III
Bus signals	AGTL+	AGTL+	GTL+	AGTL+	AGTL+	GTL+	GTL+
Maximum number of processors	4	2	2	2	1	2	2
DRAM refresh	CAS-before-RAS	RDRAM Active Refresh	CAS-before-RAS	N/A	CAS-before-RAS	CAS-before-RAS	CAS-before-RAS
Memory support	8 rows	32 RDRAM devices per channel	8 rows	32 RDRAM	4 rows	8 rows	4 rows
DRAM chips supported	Yes	64/128/256 Mbit	64/128 Mbit	64/128/256 Mbit	Yes	Yes	Yes
Maximum memory	8 GB	8 GB	2 GB	1 GB	512 MB	1 GB	256 MB
Memory types	SDRAM / EDO	PC800/PC600 RDRAM PC100 SDRAM	SDRAM	RDRAM	PC100 SDRAM	SDRAM	SDRAM
PCI type	PCI 2.1	PCI 2.2	PCI 2.1	PCI 2.2	PCI 2.2	PCI 2.1	PCI 2.1
Integrated graphics	No	No	No	No	Yes	No	No
AGP type	No	AGP 1x/2x/4x	AGP 1x/2x	AGP	AGP	AGP	AGP
AGP pipe	No	PIPE	PIPE	PIPE	Integrated	PIPE	PIPE
AGP SBA	No	SBA	SBA	SBA	Integrated	SBA	SBA
South bridge	PIIX4E	ICH	PIIX4E	ICH	ICH	PIIX4E	PIIX4E
IDE type	ATA/33	ATA/66	ATA/33	ATA/66	ATA/66	ATA/33	ATA/33


	810	440LX	440EX AGP	440ZX AGP
Processors	Pentium II/III	Pentium Celeron	Pentium Celeron	Pentium Celeron
Bus signals	AGTL+	GTL+	GTL+	AGTL+
Maximum number of processors	1	2	1	1
DRAM refresh	CAS-before-RAS	CAS-before-RAS	CAS-before-RAS	CAS-before-RAS
Memory support	4 rows	8 rows	4 rows	4 rows
DRAM chips supported	16/ 64/128 Mbit	Yes	Yes	Yes
Maximum memory	512MB	1 GB	256 MB	256 MB
Memory types	PC100 SDRAM	EDO SDRAM	SDRAM	EDO SDRAM
PCI type	PCI 2.2	PCI 2.1	PCI 2.1	PCI 2.1
Integrated graphics	Yes	No	No	No
AGP type	Integrated	AGP 1x/ 2x	AGP 1x/ 2x	AGP 1x/ 2x
AGP pipe	Integrated	PIPE	PIPE	PIPE
AGP SBA	Integrated	SBA	SBA	SBA
South bridge	ICH	PIIX4E	PIIX4E	PIIX4E
IDE type	ATA/66	ATA/33	ATA/33	ATA/33





AC'97: Digital link for audio and modem codec.




Hub-based architecture









MCH connections





*CFM - Clock
from Master*













Audio codec connections





Conclusions

- Move towards hub-based systems.
- Move to systems based around hot plug-and-play systems such as Firewire and USB.
- Modern hub-based systems optimise the flow of data.
- PCI and ISA will be phased-out as they are legacy based.
- Enhanced memory devices, such as RDRAMs increase the maximum transfer rate.