


## Flat Panel Displays


LCD Units/EL Display Units




#### Block Diagram

#### EL display units block diagram I

LJ320U21, LJ320U26, LJ512U21, LJ640U23, LJ640U24, LJ640U30



### EL display units block diagram III LJ64ZU31, LJ64ZU49




\*Data Signal for LJ64ZU49: D0 to D7 (8-bit parallel)

\*LJ64ZU31 is 7-input signal type; LJ64ZU49 is 11-input signal type.

#### EL display units block diagram II

LJ640U48, LJ512U32\*, LJ640U32, LJ640U25\*, LJ024U33\*



1 Models with a detachable DC/DC converter (marked with broken lines). The maximum length of the flexible cable between the unit and the converter is 5 to 6 cm. (Refer to the specifications for details.)

2 'Model with a separated DC/DC converter (marked with broken lines).

V<sub>M</sub>: Two types of EL display units are available, of which one type requires V<sub>M</sub> while the other uses V<sub>D</sub> in place of V<sub>M</sub> (not requiring V<sub>M</sub>). Depending on the type of EL display unit, the values of V<sub>D</sub> and V<sub>M</sub> are +12V or +24V.

(Refer to the specifications for details.)

Since data signal input differs by each model, please refer to each specifications.

Power supplies --- V<sub>L</sub>: For logic circuit

V<sub>D</sub>. For panel drive

V<sub>M</sub>: For modulation drive circuit

#### ■ Explanation of the Interface Signal

Signal Name	Input/Output	External Connection	Function
CKD or XSCL <sup>-1</sup>	Input	Controller	Data transfer clock This signal controls sampling and transfer of data signal.
D <sub>IN</sub> *2	Input	Controller	Data signal This signal is sampled at the rising edge of each data transfer clock pulse. Data is shifted in from right to left.
UD0 to 7*1 LD0 to 7	Input	Controller	Data signal 8 bits from UD0 to UD7 are data for the upper part of the display panel and 8 bits from LD0 to LD7 are data for the lower part of the display panel. Sampled at the falling edge of the data transfer clock, this data is transferred in sequence row from right to left as 8-bit data. The data is displayed when the logic is "H" and is blanked when the logic is "L".
LP"1	Input	Controller	Latch pulse This signal controls the timing of line-at-a-time scanning and the latch timing of the data side shift register. When the logic is "H", the output of the latch circuit is directly sent to the output buffer. When the logic is "L", the preceding data is latched.
Ĥ.D	Input	Controller	Horizontal sync. signal This signal controls the timing of line-at-a-time scanning. The display data remain in effect while the logic is "H" and blanked when the logic is "L".
V.D or D <sub>IN</sub> *1	Input	Controller	Vertical sync. signal This signal controls frame frequency. Frame starts when the logic rises to "H" from "L".
V <sub>D</sub> V <sub>L</sub>	Input	Power Supply	Power supply

<sup>\*1</sup> LJ024U33

7-input type: D0 to D3

11-input type: D00 to D03, D10 to D13

<sup>\*2</sup> In case of 5-input type:  $D_{IN}0$ ,  $D_{IN}1$ 

# LJ320U21

#### **Features**

■ Display format: 320 (W) × 240 (H) dots

■ Dot pitch ratio: 1:1

■ Input signal level: LS TTL level ■ Drive method: P-N symmetric drive

■ Structure: Al frame

■ Net weight: Approx. 600g

#### ■ Absolute maximum ratings

(Ta=25°C)


Parameter	Symbol	Rating	Unit
Interface signal (Logic "H")	V <sub>IH</sub>	5.5	٧
Interface signal (Logic "L")	VıL	- 0.5	V
Supply voltage (Logic)	V <sub>L</sub>	7	V
Supply voltage (Panel drive)	V <sub>D</sub>	18	V
Operating temperature	Topr	0 to +55	°C
Storage temperature	Tstg	- 25 to +70	°C

#### **■** Corresponding connector:

HIF3BA-16D-2.54R (HIROSE) or equivalents

#### **Outline Dimensions**

(Unit:mm)



96

#### **Electro-optical Characteristics**

(Ta	= 25	OO:

#### Interface Signals

Parameter	Symbol Conditions		Min.	Тур.	Max.	Unit
Supply voltage (Logic)	VL	_	4.75	5.0	5.25	V
Supply corrent (Logic)	l <sub>L</sub>	V <sub>L</sub> = 5V	100	· -	450	mA
Supply voltage (Panel drive)	V <sub>D</sub>		14.25	15.0	15.75	V
Supply current (Panel drive)	I <sub>D</sub>	V <sub>D</sub> = 15V	50	_	550	mA
Power consumption	Pt	$V_L = 5V, V_D = 15V$	_	8	_	W
Luminance	Bon	All dots lit	20		_	fL
Off luminance	B <sub>OFF</sub>	All dots turned off	_		1.0	fL
Luminance distribution	△Boxs	All dots lit	_	·	35	0/0


Pin No.	Symbol	Description
A-1	Din	Data signal
B-1	GND	Ground
<b>A-</b> 2	CKD	Data transfer clock
B-2	GND	Ground
A-3	H.D	Horizontal sync. signal
B-3	GND	Ground
A-4	V.D	Vertical sync. signal
B-4	GND	Ground
<b>A</b> -5	GND	Ground
B-5	GND	Ground
A-6	GND	Ground
B-6	GND	Ground
A-7	V <sub>L</sub>	+5V
B-7	٧L	+5V
A-8	V <sub>D</sub>	+15V
B-8	V <sub>D</sub>	+15V

#### **Interface Timing Ratings**

(Ta=25°C)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Clock frequency	1/Ta	4.4		7.5	MHz
Cłock duty	$T_{CL}(H)/T_{CL} \times 100$	45	_	55	0/0
Horizontal sync. signal cycle time	Тн	62	- -	75	μsec
Horizontal sync. signal blanking time	t <sub>HB</sub>	2	-	_	μsec
Vertical sync. signal blanking time	t <sub>vB</sub>	1	_	N×T <sub>H</sub>	μSec
Vertical sync. signal valid time	t <sub>VA</sub>	$240\times T_{H}$	<del>-</del>	_	μS <del>C</del> C
Frame frequency	1/T <sub>V</sub>	50	60	63	Hz
Data signal delay time required	t <sub>DD</sub>	0.01		T <sub>CL</sub> ;	μSΘC
Horizontal sync. signal delay time required	t <sub>HO</sub>	0.01		T <sub>CL</sub> /2	μSeC
Vertical sync. signal rise wait time	tvr	4 × 62		<u> </u>	μsec
Vertical sync. rise timing	i t <sub>vH</sub>	62		$T_{H} - t_{HB} + 50$	μSΘC

#### Connector



#### **Interface Timing Chart**

