


### Flat Panel Displays

LCD Units/EL Display Units




# **EL**Display Units


SHARP's EL display units feature clear, flicker free images with a 160° wide viewing angle. Now you can take advantage of SHARP's advanced EL technology in both high resolution (1024 × 768) and 16 gray scale displays. SHARP's EL display units are the first choice for ruggedized workstation, factory automation and transportable computer type applications.



LJ64ZU49



LJ320U27



LJ024U33



Grid compass computer



Programmable controller

### **Table of EL Display Units**

Display format     W × H(Dot)	Dot pitch W × H (mm)	Model No.	Gray scale (16 levels)	Detachable DC/DC converter	Unit outline dimensions $W \times H \times D$ (mm)	Weight (g)
<u>—</u> _ ↓		LJ320U21			178.5 × 148.5 × 34	600
320 × 256	0.3 × 0.3	₩320U27			130 × 110 × 33	400
512 × 128	0.35 × 0.35	₩512U21	•		228.5 × 108.5 × 34	_600
512 × 256	0.375 × 0.375	LJ512U32		•	246 × 148 × 16.9/32.5*	480/540*
- ** <u>=</u> -* <u>+</u>	0.3 × 0.3	1√640U25			238 × 108 × 36.6	600
640 × 200	$-{0.3\times0.42}$	LJ640U23			228.5 × 148.5 × 35	650_
0-10 ^ 2-00  -	$0.3 \times 0.42$	LJ640U30			228.5 × 148.5 × 35	650_
_ 	0.3 × 0.6	LJ640U24	at .		228.5 × 158.5 × 35	750
		LJ640U32		•	246 × 158 × 15.5/31.5*	480/540*
640 × 400	$0.3 \times 0.3$	LJ64ZU31	•	•	246 × 158 × 20.0/34.0*	535/600*
		LJ640U48	•		246 × 180 × 25	<b>70</b> 0
640 × 480	$0.3 \times 0.3$	LJ64ZU49	•	•	246 × 180 × 20.0/34.0*	620/700°
720 × 400	$0.3 \times 0.3$	LJ720U22			270 × 168 × 25.5	850
1,024 × 768	0.25 × 0.25	₩/20022 ₩/20024 ₩/20022		•	310 × 238 × 15/31*	1,050/1,2 <b>0</b> 0*

<sup>\*</sup>Including DC/DC converter

### **Table of Active Matrix Color TFT-LCD Modules**

Appli- cation	Screen size (Inch)	Model No.	Number of pixel W×H(Pixels)	Dot pitch W×H (mm)	System	Pixel configuration	Color	Backlight	Video input signal*
	·	LQ323Y11	Ţ <u> </u>		NTSC		ı		Alternated analog RGB
	3	LQ323P07	382 × 234	$0.161 \times 0.190$	PAL			·	Alternated analog RGB
	i -	LO4RB11	383 × 234	0.214 × 0.264	NTSC/PAL				Alternated analog RGB
		LQ4RE01	1		NTSC/PAL			·	Alternated analog RGB
	4	LQ4RA01	. 479 × 234	34 0.171 × 0.264	NTSC/PAL	Delta	ı Full	Built-in	Analog RGB
AV	ļ	LQ4NC01	475 × 204		NTSC	Dona	color	Built-in	Composite
	L	LOGRA01	· ·		NTSC/PAL	•		Built-in	Analog RGB
	5.7	LQ6NC01	720 × 240	$0.158 \times 0.365$	NTSC		:	Built-in	Composite
	···	r	4. <u> </u>	 0.181 × 0.286	NTSC			Ī —	Alternated digital RGB
. —	8.6	LQ9NE01	900 × 450 1	0.101 × 0.200		1	512	Built-in	Alternated digital RGB
OA	10.4	LQ10D01 LQ10D02	640 × (RGB) × 480	0.33 × 0.33		Stripe	8	Built-in	Alternated digital RGB

<sup>-</sup> Alternated analog RGB: Alternated separate analog RGB video signals.

Detailed specifications for color TFT-LCD modules are not included in this catalog. For more information, please contact our sales department.

\*Video input signal

<sup>·</sup> Alternated digital RGB: Alternated separate digital RGB video signals.

Analog RGB: Separate analog RGB signals.

<sup>.</sup> Composite: Standard composite video signals.

Luminance (fL)	Supply voltage (V)	Power consump- tion (W)	Remark	Model No.	P <del>age</del>
30	+5, +15	8	•	LJ320U21	··- 96
30	+5, +12	5	+5V, +15V type is also available. (LJ320U26)	LJ320U27	98
33	+5, +15	6		LJ512U21	100
34	+5, +12	7	+5V, +15V type is also available. (LJ51AU27)	LJ512U32	102
34	+5, +12	10	Extended temp. range type is also available. (LJ640U80) +5V. +15V type is also available. (LJ640U21)	LJ640U25	_
30	+5, +15	10		LJ640U23	104
30	+5, +15	10	•	LJ640U30	104
30	+5, +15	10	•	LJ640U24	
34	+5, +12	11	+5V, +24V type is also available. (LJ640U31)	LJ640U32	108
30	+5, +24	18	·	LJ64ZU31	110
30	+5, +24	17	· · · · · · · · · · · · · · · · · · ·	LJ640U48	112
30	+5, +24	22		₩ ₩64ZU49	114
30_	+5, +15, +25	13	**************************************	₩720U22	116
32	+5, +24	31	·	LJ024U33	118


Note 1) Display color: Orange-yellow (Peak wavelength 585 nm) Viewing angle: 160°

Note 2) Unless otherwise specified, typical values are shown.

#### **EL Display Units**


#### ■ Numbering System

#### 1. Basic Type



Exception: LJ51AU27 (LJ512U27 series model)

#### 1. Gray Scale Type




#### ■ Detachable DC/DC Converter


The cable and converter can either be mounted on the rear of the unit or trail outside. This structure makes the unit thinner and allows greater flexibility in assembly.



Detachable DC/DC Converter

#### Outline dimensions (Example: LJ64ZU31)






(unit: mm)


#### ■ Block Diagram

#### EL display units block diagram I

LJ320U21, LJ320U26, LJ512U21, LJ640U23, LJ640U24, LJ640U30



### EL display units block diagram III LJ64ZU31, LJ64ZU49




\*Data Signal for LJ64ZU49: D0 to D7 (8-bit parallel)

\*LJ64ZU31 is 7-input signal type; LJ64ZU49 is 11-input signal type.

#### EL display units block diagram II

LJ640U48, LJ512U32\*, LJ640U32, LJ640U25\*, LJ024U33\*



1 Models with a detachable DC/DC converter (marked with broken lines). The maximum length of the flexible cable between the unit and the converter is 5 to 6 cm. (Refer to the specifications for details.)

2 "Model with a separated DC/DC converter (marked with broken lines).

V<sub>M</sub>: Two types of EL display units are available, of which one type requires V<sub>M</sub> while the other uses V<sub>D</sub> in place of V<sub>M</sub> (not requiring V<sub>M</sub>). Depending on the type of EL display unit, the values of V<sub>D</sub> and V<sub>M</sub> are +12V or +24V.

(Refer to the specifications for details.)

Since data signal input differs by each model, please refer to each specifications.

Power supplies --- V<sub>L</sub>: For logic circuit

V<sub>D</sub>. For panel drive

V<sub>M</sub>: For modulation drive circuit

#### ■ Explanation of the Interface Signal

Signal Name	ignal Name Input/Output		Function
CKD or XSCL <sup>-1</sup>	Input	Controller	Data transfer clock This signal controls sampling and transfer of data signal.
D <sub>IN</sub> *2	Input	Controller	Data signal This signal is sampled at the rising edge of each data transfer clock pulse. Data is shifted in from right to left.
UD0 to 7*1 LD0 to 7	Input	Controller	Data signal 8 bits from UD0 to UD7 are data for the upper part of the display panel and 8 bits from LD0 to LD7 are data for the lower part of the display panel. Sampled at the falling edge of the data transfer clock, this data is transferred in sequence row from right to left as 8-bit data. The data is displayed when the logic is "H" and is blanked when the logic is "L".
LP"1	Input	Controller	Latch pulse This signal controls the timing of line-at-a-time scanning and the latch timing of the data side shift register. When the logic is "H", the output of the latch circuit is directly sent to the output buffer. When the logic is "L", the preceding data is latched.
Ĥ.D	Input	Controller	Horizontal sync. signal This signal controls the timing of line-at-a-time scanning. The display data remain in effect while the logic is "H" and blanked when the logic is "L".
V.D or D <sub>IN</sub> *1	Input	Controller	Vertical sync. signal This signal controls frame frequency. Frame starts when the logic rises to "H" from "L".
V <sub>D</sub> V <sub>L</sub>	Input	Power Supply	Power supply

<sup>\*1</sup> LJ024U33

7-input type: D0 to D3

11-input type: D00 to D03, D10 to D13

<sup>\*2</sup> In case of 5-input type:  $D_{IN}0$ ,  $D_{IN}1$ 

#### Options


#### EL display unit and interface circuit boards

Designed as an interface circuit board between the host computer and EL display unit, the LJ232F01/02 are feature functions that generate display signals for EL displays. The boards are commonly used for interfacing both coded (characters) and full graphic signals. They are intelligent high-performance interface circuit boards provided with Z80 CPU, KANJI ROM, RS-232C i/o port and 8-bit parallel i/o port.

Interface circuit board EL display unit	LJ232F01	LJ232F02
LJ320U21	•	
LJ320U27	•	ig rosey
LJ512U21	•	
LJ512U32		•
LJ640U23	•	
LJ640U24	•	
LJ640U25	•	
LJ640U30	•	
LJ64ZU31	-	- 4
LJ640U32		•
LJ64ZU49	-	-
LJ640U48		
LJ024U33*	- <u>-</u>	<del>-</del>
Remarks	For coded/full	graphic signals.


Note: Dedicated CRTC and flat panel display controller V6388 (mfd. by Yamaha Co., Ltd.) can be connected to the EL display unit. (\*\* excl. LJ024U33).

#### Interface circuit board



#### Example of connection to EL display unit

- 1. Use a 16-wire flat ribbon cable for connecting the interface circuit boards to the EL display unit. Connect one end (16-pin socket) of the cable to the EL display unit. The other end of the cable should be divided into 10 wires and 6 wires. Connect the 10 wires to the interface circuit board and the 6 wires to the power supply. A 25V source voltage is applied to LJ720U22. Two wires of the 10-wire end of the cable should be used for 25V power supply when using LJ232F01.
- Length of the flat ribbon cable should not exceed 50 cm to prevent induction noise to the EL display unit.
- 3. The interface circuit board contains a circuit for generating a synchronizing signal to be sent to the EL display unit. Its operation is controlled by incoming commands. DIP switches on the interface circuit board must be set properly depending on the model of the EL display unit and the equipment sending commands to the interface circuit board. (Refer to the technical literature for interface circuit board for details.)



#### ■ Handling Precautions

- The EL display unit must be handled with utmost care to prevent damage from static discharges. The assembler and every facility at the work site must be well grounded before handling the unit. Special attention must be used when handling a baseplate type EL display unit. Hold it by the mounting tabs provided at four corners of the panel.
- 2. The EL panel is made of glass. It will be easily broken if a strong shock is applied.
- 3. Do not attempt to remove or disassemble the display control board or SUMI card. Removal or disassembly may result in a failure of the unit. Do not touch any IC incorporated in the EL display unit. Static charge may cause a breakdown of the IC.

#### **Operating Precautions**

- The EL display unit must be used in the rated voltage range and rated operating temperature range. It may fail if used outside the rated operating ranges. If it is assembled into equipment, due consideration must be taken in the design to provide sufficient air circulation and ventilation.
- Even a small amount of condensation at the connector pins and circuits may cause malfunction.
   Do not operate the unit under condensing conditions, especially under high temperature and high humidity conditions.
- Use 1.27 mm wire pitch flat ribbon cable (conductor type AWG #28) or its equivalent as a signal and power supply cable.
- 4. Do not touch the display control board on the rear side of the display panel when it is operated. The board produces AC pulses of about 200V which present the risk of electric shock hazards.
- 5. When a fixed pattern is displayed on the panel for an extended period of time, luminance may vary significantly in the low luminance range.

# LJ320U21

#### **Features**

■ Display format: 320 (W) × 240 (H) dots

■ Dot pitch ratio: 1:1

■ Input signal level: LS TTL level ■ Drive method: P-N symmetric drive

■ Structure: Al frame

■ Net weight: Approx. 600g

#### ■ Absolute maximum ratings

(Ta=25°C)


Parameter	Symbol	Rating	Unit
Interface signal (Logic "H")	V <sub>IH</sub>	5.5	٧
Interface signal (Logic "L")	V <sub>IL</sub>	- 0.5	V
Supply voltage (Logic)	VL	7	V
Supply voltage (Panel drive)	· V <sub>D</sub>	18	V
Operating temperature	Topr	0 to +55	°C
Storage temperature	Tstg	- 25 to +70	°C

#### ■ Corresponding connector:

HIF3BA-16D-2.54R (HIROSE) or equivalents

#### **Outline Dimensions**

(Unit:mm)



96

(Ta	= 25	OC:

#### c) Interface Signals

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage (Logic)	VL	_	4.75	5.0	5.25	V
Supply corrent (Logic)	l_	V <sub>L</sub> = 5V	100	· —	450	mA
Supply voltage (Panel drive)	V	-	14.25	15.0	15.75	V
Supply current (Panel drive)	ΙD	$V_D \simeq 15V$	50	_	550	mA
Power consumption	Pt	$V_L = 5V, V_D = 15V$	_	8	_	W
Luminance	Bon	All dots lit	20		_	fL
Off luminance	B <sub>OFF</sub>	All dots turned off	_	_	1.0	fL
Luminance distribution	△B <sub>DIS</sub>	All dots lit	_		35	0/0


Pin No.	Symbol	D <del>es</del> cription
A-1	Din	Data signal
B-1	GND	Ground
<b>A</b> -2	CKD	Data transfer clock
B-2	GND	Ground
A-3	H.D	Horizontal sync. signal
B-3	GND	Ground
A-4	V.D	Vertical sync. signal
B-4	GND	Ground
A-5	GND	Ground
B-5	GND	Ground
A-6	GND	Ground
B-6	GND	Ground
A-7	VL	+5V
B-7	VL	+5V
A-8	VD	+15V
B-8	V <sub>D</sub>	+15V


#### **Interface Timing Ratings**

(Ta=25°C)

<b>Parameter</b>	Symbol	Min.	Тур.	Max.	Unit
Clock frequency	1/Ta	4.4		7.5	MHz
Clock duty	$T_{CL}(H)/T_{CL} \times 100$	45	_	55	0/0
Horizontal sync. signal cycle time	Тн	62		75	μsec
Horizontal sync. signal blanking time	t <sub>HB</sub>	2	! <del>-</del>		μsec
Vertical sync. signal blanking time	i t <sub>ve</sub>	1	_	N×T <sub>H</sub>	μsec
Vertical sync. signal valid time	t <sub>VA</sub>	$240 \times T_{\text{H}}$	<u> </u>	_ !	μSec
Frame frequency	1/T <sub>V</sub>	50	60	63	Hz
Data signal delay time required	t <sub>Di</sub> D	0.01		T <sub>CL</sub> ;	μSΘC
Horizontal sync. signal delay time required	t <sub>HD</sub>	0.01		T <sub>CL</sub> /2	μsec
Vertical sync. signal rise wait time	tvR	4×62		<u> </u>	μsec
Vertical sync. rise timing	i t <sub>vH</sub>	62	_	$T_{H} - t_{HB} + 50$	μS <del>O</del> C

#### Connector





### LJ320U27

**Features** 

■ Display format: 320 (W) × 256 (H) dots

■ Dot pitch ratio: 1:1

■ Input signal level: LS TTL level ■ Drive method: P-P symmetric drive

■ Structure: Baseplate

■ Net weight: Approx. 400g

■ LJ320U26: +5V, +15V type is also available.

#### ■ Absolute maximum ratings

(Ta=25°C)


Parameter	Symbol	Rating	Unit
Interface signal (Logic "H")	V <sub>IH</sub>	5.5	V
Interface signal (Logic "L")	VIL	- 0.5	V
Supply voltage (Logic)	VL	7	V
Supply voltage (Panel drive)	V <sub>D</sub>	14	V
Operating temperature	Topr	-5 to +65	°C
Storage temperature	Tstg	-40 to +80	°C

#### ■ Corresponding connector:

HIF3A-16D-2.54R (HIROSE) or equivalents

#### **Outline Dimensions**

(Unit:mm)



Connector HIF3F-16PA-2.54DSA (HIROSE ELECTRIC) or equivalents.

### Tentative Specifications

#### **Electro-optical Characteristics**

#### (Ta=25°C)

#### Interface Signals

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage (Logic)	VL	<del> </del>	4.75	5.0	5.25	V
Supply current (Logic)	lι	V <sub>L</sub> =5V	(50)	_	(450)	· mA
Supply voltage (Panel drive)	V <sub>D</sub>	'	11.4	12.0	12.6	V
Supply current (Panel drive)	Ι <sub>D</sub>	$V_D = 15V$	(100)	_	(550)	mΑ
Power consumption	Pt	$V_L = 5V, V_D = 15V$	· · ·	(5)	_	W
Luminance	Bon	All dots lit	23	30	-	fL
Off luminance	Boff	All dots turned off	_	_	1.0	fL
Luminance distribution	△ B <sub>tris</sub>	All dots lit		i —	35	0/0

Power consumption	: P <sub>T</sub>	$V_L = 5V, V_D = 15V$	_	(5)	_	. W [
Luminance	Bon	All dots lit	23	30		fL
Off luminance	Boff	All dots turned off	_		1.0	fL
Luminance distribution	△ B <sub>tirs</sub>	All dots lit		<u> </u>	35	0/0
( ): Tentative						


Pin No.	Symbol	Description
1	V <sub>D</sub>	+12V
2	V <sub>D</sub>	+12V
3	VL	+5V
4	. VL	+5V
5	GND	Ground
6	GND	Ground
7	GND	Ground
8	GND	Ground
9	V.D	Vertical sync. signal
10	GND	Ground
11	H.D	Horizontal sync. signal
12	GND	Ground
13	CKD	Data transfer clock
14	GND	Ground
15	Din	Data signal
16	GND	Ground


#### Interface Timing Ratings

77	_	00	20

Parameter	Symbol	Min.	Тур.	Max.	Unit
Clock frequency	1/T <sub>CL</sub>	4.4	_	16	MHz
Clock duty	T <sub>CL</sub> (H)/T <sub>CL</sub> × 100	45		55	0/0
Horizontal sync. signal cycle time	Тн	60		75	μSΘC
Horizontal sync. signal blanking time	tнв	2	-		μsec
Vertical sync. signal blanking time	t <sub>VB</sub>	1		$N\times T_{H}$	μS <del>O</del> C
Vertical sync. signal valid time	t <sub>VA</sub>	256 × T <sub>H</sub>	_	-	μsec
Frame frequency	1/T <sub>V</sub>	50	60	63	Hz
Data signal delay time required	t∞	0.01		TCL	μsec
Horizontal sync. signal delay time required	t <sub>HD</sub>	0.01	<u> </u>	T <sub>CL</sub> /2	μSΘC
Vertical sync. signal rise wait time	t <sub>VR</sub>	4×60		_	μSΘC
Vertical sync. rise timing	t <sub>vH</sub>	60		$T_{H} - t_{HB} + 50$	μSΘC

#### Connector





### LJ512U21

**Features** 

■ Display format: 512 (W) × 128 (H) dots

■ Dot pitch ratio: 1:1

■ Input signal level: LS TTL level

■ Drive method: P-N symmetric drive

■ Structure: Al frame

■ Net weight: Approx. 600g

#### ■ Absolute maximum ratings

(Ta=25°C)


Parameter	Symbol	Rating	Unit
Interface signal (Logic "H")	VH	5.5	٧
Interface signal (Logic "L")	ViL	- 0.5	V
Supply voltage (Logic)	VL	7	V
Supply voltage (Panel drive)	VD	18	V
Operating temperature	Topr	0 to +55	°C
Storage temperature	Tstg	-25 to $+70$	°C


#### ■ Corresponding connector:

HIF3BA-16D-2.54R (HIROSE) or equivalents

#### **Outline Dimensions**

(Unit:mm)





Connector HIF3F-16PA-2.54DS (HIROSE ELECTRIC) or equivalents.

Boff

ΔBois

All dots turned off

All dots lit

Parameter

Supply voltage (Panel drive)

Supply current (Panel drive)

Power consumption Luminance

Luminance distribution

Off luminance

Supply voltage (Logic) Supply current (Logic)

(1	<sub>-</sub> ر	2	50	$\sim$

1.0

35

0/0

				,	
Symbol	Conditions	Min.	Тур.	Max.	Unit
VL	<u> </u>	4.75	5.0	5.25	V
IL.	V <sub>L</sub> =5V	100	_	450	mA
VD	·	14.25	15.0	15.75	. V
I <sub>D</sub>	V <sub>D</sub> = 15V	50	_	350	mA
	$V_L = 5V, V_D = 15V$		6	_	W
Bon	All dots lit	25	_		fL

#### Interface Signals


Pin No.	Symbol	Description
A-1	DiN	Data signal
B-1	GND	Ground
A-2	CKD	Data transfer clock
B-2	GND	Ground
A-3	H.D	Horizontal sync. signal
B-3	GND	Ground
A-4	V.D	Vertical sync. signal
B-4	GND	Ground
A-5	GND	Ground
B-5	GND	Ground
A-6	GND	Ground
B-6	GND	Ground
A-7	$V_L$	+5V
B-7	VL	+5V
A-8	VD	+15V
B-8	VD	+15V


#### **Interface Timing Ratings**

1	Ta	=	25	°C
---	----	---	----	----

Parameter	Symbol	Min.	Тур.	Max.	Unit
Clock frequency	1/Ta	4.8	_	7.5	MHz
Clock duty	Tα(H)/Tα × 100	45		55	0/0
Horizontal sync. signal cycle time	T <sub>H</sub>	84	_	110	μS <del>O</del> C
Horizontal sync. signal blanking time	t <sub>HB</sub>	2	_	_	μsec
Vertical sync. signal blanking time	t <sub>vB</sub>	1		$N\times T_H$	μsec
Vertical sync. signal valid time	twa	$128\times T_{\text{H}}$	_		μSΘC
Frame frequency	1/T <sub>V</sub>	50	70	82	Hz
Data signal delay time required	t <sub>DO</sub>	0.01	_	T <sub>CL</sub>	μSθC
Horizontal sync. signal delay time required	t <sub>HD</sub>	0.01	<u> </u>	Tα/2	μsec
Vertical sync. signal rise wait time	t <sub>VR</sub>	4 × 84		_	μSec
Vertical sync. rise timing	t <sub>vн</sub>	84	_	$T_{H} - t_{HB} + 50$	μS <del>O</del> C

#### Connector





### LJ512U32

**Features** 

■ Display format: 512 (W) × 256 (H) dots

■ Dot pitch ratio: 1:1

■ Input signal level: LS TTL level
■ Drive method: P-P symmetric drive

■ Structure: Baseplate

■ Detachable DC/DC converter

■ Net weight: Approx. 480g (540g\*)

\* Including DC/DC converter

■ LJ51AU27: +5V, +15V type is also available. LJ512U27: Al frame type is also available.


#### ■ Absolute maximum ratings

(Ta=25°C)

Parameter	Symbol	Rating	Unit
Interface signal (Logic "H")	V <sub>nH</sub>	5.5	٧
Interface signal (Logic "L")	V <sub>IL</sub>	- 0.5	٧
Supply voltage (Logic)	V <sub>L</sub>	7	٧
Supply voltage (Panel drive)	VD	14	V
Operating temperature	Topr	-5 to $+55$	°C
Storage temperature	Tstg	-40  to  +80	°C

#### ■ Corresponding connector:

HIF3BA-16D-2.54R (HIROSE) or equivalents



(T		FOC
- 1 12	1=/	J-0

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage (Logic)	VL	<del></del> :	4.75	5.0	5.25	V
Supply current (Logic)	1 <sub>L</sub>	$V_L = 5V$	100	_	500	mΑ
Supply voltage (Panel drive)	VD		11.4	12.0	12.6	V
Supply current (Panel drive)	I₽	V <sub>D</sub> = 12V	40		750	mA
Power consumption	Pτ	$V_L = 5V$ , $V_D = 12V$	_	7	_	W
Luminance	Bon	All dots lit	23	34	_	fL
Off luminance	$B_{\text{OFF}}$	All dots turned off	_	_	1.0	fL
Luminance distribution	△Bos	All dots lit	_	_	30	0/0

#### **Interface Signals**


Pin No.	Symbol	Description
A-1	D <sub>IN</sub> 0	Data signal for odd column
B-1	D <sub>IN</sub> 1	Data signal for even column
A-2	CKD	Data transfer clock
B-2	GND	Ground
A-3	H.D	Horizontal sync. signal
B-3	GND	Ground
A-4	V.D	Vertical sync. signal
B-4	N.C	<u> </u>
A-5	GND	Ground
B-5	GND	Ground
A-6	N.C	<del>_</del>
B-6	N.C	<del>-</del>
A-7	VL	+5V
B-7	VL	+5V
A-8	VD	+12V
B-8	Vo	+12V


#### **Interface Timing Ratings**

(	Ta	=	25	°C
٦.	, ,			_

Parameter	Symbol	Min.	Тур.	Max.	Unit
Clock frequency	1/T <sub>CL</sub>	3.9	_	8	MHz
Clock duty	T <sub>CL</sub> (H)/T <sub>CL</sub> × 100	45	_	55	0/0
Horizontal sync. signal cycle time	Тн	60	_	69	μSec
Horizontal sync. signal blanking time	t <sub>HB</sub>	2		_	μsec
Vertical sync. signal blanking time	t <sub>VB</sub>	1		$N\times T_{H}$	μS <del>O</del> C
Vertical sync. signal valid time	tva	$256\times T_{\textrm{H}}$	_	_	μS <del>O</del> C
Frame frequency	1/T <sub>∀</sub> ,	55	60	62	Hz
Data signal delay time required	too	0.01	! —	TCL	μSec
Horizontal sync. signal delay time required	t <sub>HD</sub>	0.01	: :	T <sub>C1</sub> /2	μSΘC
Vertical sync. signal rise wait time	t <sub>VA</sub>	4 × 60	_	_	μsec
Vertical sync. rise timing	t <sub>vH</sub>	60	_	$T_{H} - t_{HB} + 50$	μsec

#### Connector





### LJ640U23 Series LJ640U23 LJ640U24 LJ640U25 LJ640U30

#### **Features**

■ Display format: 640 (W) × 200 (H) dots

■ Dot pitch ratio:

1:1 ··· LJ640U25 1:1.4 ··· LJ640U23 1:1.6 ··· LJ640U30 1:2 ··· LJ640U24

■ Input signal level: LS TTL level

■ Drive method: P-P symmetric drive

■ **Structure**: Al frame (LJ640U23/24/30)

Baseplate (LJ640U25)

■ Net weight: Approx. 600g (LJ640U25)

Approx. 650g (LJ640U23/30)

Approx. 750g (LJ640U24)

■ LJ640U80: Extended temperature type

is also available. (Dot pitch ratio 1:1)

LJ640U21: Al frame type is also available.

(Dot pitch ratio 1:1, +5V, +15V)

#### ■ Absolute maximum ratings

(Ta=25°C)

Parameter	Symbol	Rating	Unit
Interface signal (Logic "H")	VIH	5.5	V
Interface signal (Logic "L")	VIL	- 0.5	V
Supply voltage (Logic)	V <sub>L</sub>	7	V
Supply voltage (Panel drive)	Vo	18(14)	V
Operating temperature	Торг	0(-5) to $+55$	°C
Storage temperature	Tstg	-25 to +70	°C


Note) ( ): LJ640U25

#### **■** Corresponding connector:

HIF3BA-16D-2.54R (HIROSE) or equivalents

#### **Outline Dimensions**

(Unit:mm)




Connector HIF3FB-16PA-2.54DS (HIROSE ELECTRIC) or equivalents.

### LJ640U23/LJ640U24/LJ640U25/LJ640U30

# **Outline Dimensions** (Unit:mm) LJ640U24 Active Area <u>191.9X119.7</u> 0.18 140. <u> 228.5</u> Connector HIF3FB-16PA-2.54DS (HIROSE ELECTRIC) or equivalents.

### LJ640U23/LJ640U24/LJ640U25/LJ640U30



### LJ640U23/LJ640U24/LJ640U25/LJ640U30

#### **Electro-optical Characteristics**

IT	a =	25	°C

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage (Logic)	VL	-	4.75	5.0	5.25	·V
Supply current (Logic)	- I <sub>L</sub>	$V_L = 5V$	100	_	450(500)	mΑ
Supply voltage (Panel drive)	VD		14.25 (11.4)	15.0 (12.0)	15.75 (12.6)	V
Supply current (Panel drive)	I <sub>D</sub>	$V_0 = 15V(12V)$	50(100)		750{800}	mΑ
Power consumption	P⊤	$V_L = 5V$ , $V_D = 15V(12V)$	_	10	_	W
Luminance	BON	All dots lit	20(23)	30(34)	_	fL
Off luminance	B <sub>OFF</sub>	All dots turned off	<u> </u>		1.0	fL
Luminance distribution	△B <sub>DIS</sub>	All dots lit	·	_	35	0/0

Note) ( ): LJ640U25 { }: LJ640U24

#### **Interface Timing Ratings**

 $(Ta = 25^{\circ}C)$ 


Parameter	Symbol	Min.	Тур.	Max.	Unit
Clock frequency	1/Ta	8.8		16	MHz
Clock duty	T <sub>CL</sub> (H)/T <sub>CL</sub> × 100	45	_	55	0/0
Horizontal sync. signal cycle time	T <sub>H</sub>	60	<del>-</del>	75	μS <del>O</del> C
Horizontal sync. signal blanking time	t <sub>HB</sub>	2	_	<del>-</del>	μSΘC
Vertical sync. signal blanking time	t <sub>VB</sub>	1	_	N × T <sub>H</sub>	μsec
Vertical sync. signal valid time	tvA	200 × T <sub>H</sub>	_	- · ·	μsec
Frame frequency	1/T <sub>V</sub>	50	60	64	Hz
Data signal delay time required	t <sub>DD</sub>	0.01	_	TCL	μsec
Horizontal sync. signal delay time required	t <sub>HD</sub>	0.01	_	T <sub>CL</sub> /2	μSΘC
Vertical sync. signal rise wait time	t <sub>VR</sub>	4 × 60	_	<u> </u>	μSΘC
Vertical sync. rise timing	t <sub>VH</sub>	60	_	T <sub>H</sub> - t <sub>HB</sub> + 50	μSeC


#### Interface Signals

Pin No.	Symbol	Description
A-1	D <sub>IN</sub>	Data signal
B-1	GND	Ground
A-2	CKD	Data transfer clock
<b>B</b> -2	GND	Ground
A-3	H.D	Horizontal sync. signal
B-3	GND	Ground
A-4	V.D	Vertical sync. signal
B-4	GND	Ground
A-5	GND	Ground
B-5	GND	Ground
A-6	GND	Ground
B-6	GND	Ground
A-7	V <sub>L</sub>	+5V
B-7	V <sub>L</sub>	+5V
A-8	V <sub>D</sub>	+15V(+12V*)
B-8	V <sub>D</sub>	+15V(+12V*)

\*LJ640U25:12V

#### Connector





### LJ640U32

#### **Features**

■ Display format: 640 (W) × 400 (H) dots

■ Dot pitch ratio: 1:1

■ Input signal level: LS TTL level

■ Drive method: P-P symmetric drive

■ Structure: Baseplate

■ Detachable DC/DC converter

■ Net weight: Approx. 480g (540g\*)
\*Including DC/DC converter

■ LJ640U31: +5V, +24V type is also available. LJ640U27: Al frame type is also available.


#### ■ Absolute maximum ratings

(Ta=25°C)

Parameter	Symbol	Rating	Unit
Interface signal (Logic "H")	Vн	5.5	V
Interface signal (Logic "L")	V <sub>IL</sub>	- 0.5	V
Supply voltage (Logic)	VL	7	V
Supply voltage (Panel drive)	V <sub>D</sub>	14	V
Operating temperature	Topr	-5 to +55	°C
Storage temperature	Tstg	-40 to +80	°C

#### ■ Corresponding connector:

HIF3BA-16D-2.54R (HIROSE) or equivalents



$-(T_2)$	9 = 2	500

#### Interface Signals

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage (Logic)	٧L		4.75	5.0	5.25	V
Supply current (Logic)	lε	V <sub>L</sub> = 5V	100	_	700	mA
Supply voltage (Panel drive)	V <sub>D</sub>	<del>-</del>	11.4	12.0	12.6	V
Supply current (Panel drive)	Ι <sub>D</sub>	V <sub>□</sub> = 12V	40	_	1350	mA
Power consumption	$P_{T}$	$V_L = 5V$ , $V_D = 12V$	_	11	_	W
Luminance	Bon	All dots lit	23	34	_	fL
Off luminance	$B_{OFF}$	All dots turned off	_	_	1.0	fL
Luminance distribution	△B⊳s	All dots lit		· · · · ·	30	0/0


Pin No.	Symbol	Description
A-1	D <sub>IN</sub> 0	Data signal for odd column
B-1	D <sub>IN</sub> 1	Data signal for even column
A-2	CKD	Data transfer clock
B-2	GND	Ground
A-3	H.D	Horizontal sync. signal
B-3	GND	Ground
A-4	V.D	Vertical sync. signal
B-4	NC	<del></del>
A-5	GND	Ground
B-5	GND	Ground
A-6	NC	<del>-</del>
B-6	NC	<u> </u>
A-7	. V <sub>L</sub>	+5V
B-7	V <sub>L</sub>	+5V
A-8	. V <sub>D</sub>	+12V
B-8	V <sub>D</sub>	+12V


#### **Interface Timing Ratings**

$(Ta = 25^{\circ}C)$	(Ta	<u> 1</u>	25	٥(	D)
----------------------	-----	-----------	----	----	----

Parameter	Symbol	Min.	Тур.	Max.	Unit
Clock frequency	1/T <sub>CL</sub>	7.5	_	11.0	MHz
Clock duty	T <sub>CL</sub> (H)/T <sub>CL</sub> × 100	45	_	55	0/0
Horizontal sync. signal cycle time	Тн	40	_	45	μS <del>O</del> C
Horizontal sync. signal blanking time	t <sub>H8</sub>	2		_	μS <del>O</del> C
Vertical sync. signal blanking time	t∨B	1	_	$N\times T_H$	μsec
Vertical sync. signal valid time	t <sub>v</sub> A	400 × T <sub>H</sub>		_	μSΘC
Frame frequency	1/T∨	55	60	62	Hz
Data signal delay time required	t <sub>DD</sub>	0.01	· -	Tou	μSec
Horizontal sync. signal delay time required	t <sub>HD</sub>	0.01	_	T <sub>CL</sub> /2	μSΘC
Vertical sync. signal rise wait time	t <sub>VB</sub>	4 × 40	<del>-</del>		μSΘC
Vertical sync. rise timing	t <sub>vH</sub>	40	_	$T_{H} - t_{HB} + 35$	μsec

#### Connector





### LJ64ZU31

#### **Features**

■ Display format: 640 (W) × 400 (H) dots

■ Dot pitch ratio: 1:1 ■ 16-level gray scale

■ Input signal level: LS TTL level

■ Drive method: PWM symmetric drive

■ Structure: Baseplate

■ Detachable DC/DC converter

■ Net weight: Approx. 535g (600g\*) \*Including DC/DC converter

#### ■ Absolute maximum ratings


 $(Ta = 25^{\circ}C)$ 

Parameter	Symbol	Rating	Unit
Interface signal (Logic "H")	V <sub>IH</sub>	5.5	V
Interface signal (Logic "L")	V <sub>H</sub>	- 0.5	V
Supply voltage (Logic)	VL	7	V
Supply voltage (Panel drive)	VD	27	V
Operating temperature	Topr	-5 to +55	°C
Storage temperature	Tstg	-40 to +80	°C

#### **■** Corresponding connector:

HIF3BA-20D-2.54R (HIROSE) or equivalents

#### **Outline Dimensions**



110

77	ra	_	OF	0	$\cap$
	a	=	< :	, ,	

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage (Logic)	VL	- /	4.75	5.0	5.25	V
Supply current (Logic)	ار	V <sub>L</sub> = 5V	100	_	300	mΑ
Supply voltage (Panel drive)	VD	_	22.8	24.0	25.2	V
Supply current (Panel drive)	$I_{D}$	V <sub>□</sub> = 24V	400	_	1000	mΑ
Power consumption	P⊤	$V_L = 5V$ , $V_D = 24V$	_	18	· —	W
Luminance	Bon	All dots lit	23	30	_	fL
Off luminance	$B_{\text{OFF}}$	All dots turned off	_		1.0	fL
Lumiance distribution	$\triangle B_{DIS}$	All dots lit			35	%

#### **Interface Signals**


Pin No.	Symbol	Description
A-1	D1	
B-1	_D0	Data signal
A-2	D3	Data signal
B-2	D2	
A-3	N.C	
B-3	N.C	<del>-</del>
A-4	CKD	Data transfer clock
B-4	GND	Ground
A- <u>5</u>	H.D	Horizontal sync. signal
B-5	GND	Ground
<u>A-6</u>	V.D	Vertical sync. signal
B-6	GND	Ground
A-7	GND	Ground
B-7	GND	Ground
A-8	. V <sub>D</sub>	+24V
B-8	. VD	+24V
A-9		+5V
B-9	, , V <u>L</u>	+5V
A-10	N.C	· · <del>-</del>
B-10	N.C	


#### **Interface Timing Ratings**

ĺ	Ta	=	25	0	С	

Parameter	Symbol	Mln.	Тур.	Max.	Unit
Clock frequency	1/t1	13.5		22.0	MHz
Clock duty	$t1(H)/t1 \times 100$	45	-	55	%
Data setup time	t2	10	_	_	nsec
Data hold time	t3	10	_	_	nsec
H.D hold time	t4	10	_	_	nsec
H.D setup time	t5	10	_	_	nsec
Horizontal sync. signal cycle time	t6	40		49	μsec
Horizontal sync. signal valid time (Valid time of display data)	t7		640 × t1		, usec
Horizontal sync. signal blanking time (Invalid time of display data)	t8	1	_	<u> </u>	μsec
Frame frequency	1/t9	50	60	62	Hz
Vertical sync. signal valid time	t10	t6	400 × t6	_	μsec
Vertical sync. signal blanking time	t11	1		t9 – t6	μsec
Vertical sync. signal rise wait time	t12	4 × 40		_	μS <del>O</del> C
Vertical sync. rise timing	t13	40		t7+35	μsec

#### Connector





### LJ640U48

**Features** 

■ Display format: 640 (W) × 480 (H) dots

■ Dot pitch ratio: 1:1

■ Input signal level: LS TTL level ■ Drive method: P-P symmetric drive

■ Structure: Baseplate

■ Net weight: Approx. 700g

#### ■ Absolute maximum ratings


 $(Ta=25^{\circ}C)$ 

Parameter	Symbol	Rating	Unit
Interface signal (Logic "H")	V <sub>IH</sub>	5.5	V
Interface signal (Logic "L")	V <sub>IL</sub>	- 0.5	V
Supply voltage (Logic)	V <sub>L</sub>	7	V
Supply voltage (Panel drive)	$V_{\mathbb{D}}$	27	V
Operating temperature	Торг	0 to +55	°C
Storage temperature	Tstg	-25 to +70	°C

#### ■ Corresponding connector:

HIF3BA-16D-2.54R (HIROSE) or equivalents

#### **Outline Dimensions**



T	۹=	25	5°C

#### Interface Signals

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage (Logic)	VL		4.75	5.0	5.25	V
Supply current (Logic)	   	V <sub>L</sub> =5V	100		300	mΑ
Supply voltage (Panel drive)	V <sub>D</sub>	_	22.8	24.0	25.2	V
Supply current (Panel drive)	ID	$V_D = 24V$	40	<del></del>	850	mΑ
Power consumption	Pr	$V_L = 5V$ , $V_D = 24V$	_	17	_	W
Luminance	Bon	All dots lit	20	_	_	fL
Off luminance	BoFF	All dots turned off	_	<u> </u>	1.0	fL
Luminance distribution	ΔB <sub>DIS</sub>	All dots lit	_	_	35	%


A-1		, , , , , , , , , , , , , , , , , , , ,
	D <sub>IN</sub> 0	Data signal for odd column
B-1	D <sub>IN</sub> 1	Data signal for even column
A-2	CKD	Data transfer clock
B-2	GND	Ground
A-3	H.D	Horizontal sync. signal
B-3	GND	Ground
A-4	V.D	Vertical sync. signal
B-4	N.C	<del></del>
A-5	GND	Ground
B-5	GND	Ground
A-6	VD	+24V
B-6	V <sub>D</sub>	+24V
A-7	V <sub>L</sub>	+5V
B-7	VL	+5V
A-8	N.C	<del>-</del>
B-8	N.C	<del>-</del>


#### **Interface Timing Ratings**

í	Ta	_	2	50	
۱	ıα	_	_	$\mathbf{\mathcal{I}}$	

Parameter	Symbol	Min.	Typ.	Max.	Unit
Clock frequency	1/T <sub>CL</sub>	8		12.0	MHz
Clock duty	$T_{CL}(H)/T_{CL} \times 100$	45	_	55	0/0
Horizontal sync. signal cycle time	T <sub>H</sub>	34		41.3	μS <del>O</del> C
Horizontal sync. signal blanking time	t <sub>нв</sub>	1.3	_	_	μS <del>O</del> C
Vertical sync. signal blanking time	tvs	1	_	$N\times T_{H}$	μsec
Vertical sync. signal valid time	. t <sub>vA</sub>	480 × T <sub>H</sub>	· _	_	μSΘC
Frame frequency	1/T <sub>V</sub>	50	_	60	Hz
Data signal delay time required	too	0.01	_	Tou	μsec
Horizontal sync. signal delay time required	t <sub>HD</sub>	0.01		T <sub>CL</sub> /2	μsec
Vertical sync. signal rise wait time	t <sub>VR</sub>	4 × 34	_		μSec
Vertical sync. rise timing	t <sub>VH</sub>	34	· —	T <sub>н</sub> – t <sub>нв</sub> +29	μS <del>O</del> C

#### Connector





### LJ64ZU49

#### **Features**

■ Display format: 640 (W) × 480 (H) dots

■ Dot pitch ratio: 1:1 ■ 16-Level gray scale

■Input signal level: LS TTL level

■ Drive method: PWM symmetric drive

■ Structure: Baseplate

■ Detachable DC/DC converter

■ Net weight: Approx. 620g (700g\*)
\*Including DC/DC converter


#### ■ Absolute maximum ratings

 $(Ta=25^{\circ}C)$ 

Parameter	Symbol	Rating	Unit
Interface signal (Logic "H")	V <sub>IH</sub>	5.5	V
Interface signal (Logic "L'")	VIL	- 0.5	V
Supply voltage (Logic)	V <sub>L</sub>	7	V
Supply voltage (Panel drive)	V <sub>D</sub>	27	V
Operating temperature	Topr	-5 to +55	°C
Storage temperature	Tstg	-40 to +80	°C

#### ■ Corresponding connector:

HIF3BA-26D-2.54R (HIROSE) or equivalents



$(Ta = 25^{\circ}C)$
----------------------

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage (Logic)	VL	<del></del>	4.75	5.0	5.25	V
Supply current (Logic)	l <sub>L</sub>	V <sub>L</sub> =5V	100	-	350	mΑ
Supply voltage (Panel drive)	V <sub>D</sub>	_	22.8	24.0	25.2	V
Supply current (Panel drive)	Ιο	$V_D = 24V$	400		1500	mΑ
Power consumption	Ρī	$V_L = 5V$ , $V_D = 24V$	_	22		W
Luminance	B○N	All dots lit	23	30	_	fL
Off luminance	$B_{OFF}$	All dots turned off	_		1.0	fL
Luminance distribution	$\triangle  B_{DIS}$	All dots lit	_	_	35	0/0

#### Interface Signals


Pin No.	Symbol	Description
A-1	N.C	
B-1	N.C	· —
A-2	D11	1 ' :==== 1
B-2	D10	
A-3	D13	
B-3	D12	Data signal
A-4	D01	-
B-4	D00	
A-5	D03	
B-5	D02	
A-6	N.C	_
B-6	N.C	_
A-7	CKD	Data transfer clock
B-7	GND	Ground
A-8	H.D	Horizontal sync. signal
B-8	GND	Ground
A-9	V.D	Vertical sync. signal
B-9	GND	Ground
A-10	GND	Ground
B-10	GND	Ground
A-11	V٥	+24V
B-11	Vo	+24V
A-12	V	+5V
B-12	VL	+5V
A-13	N.C	=
B-13	N.C	


#### **Interface Timing Ratings**

Ta	=	25	°(	D)	

Parameter	Symbol	Min.	Тур.	Max.	Unit
Clock frequency	1/t1	8	_	13	MHz
Clock duty	t1(H)/t1 × 100	45	_	55	0.0
Data setup time	t2	. 10	_	_	nsec
Data hold time	t3	10		_	nsec
H.D hold time	t4	10	_ '	_	nsec
H.D setup time	t5	10	. <del>-</del> '	_	nsec
Horizontal sync. signal cycle time	t6	34		41.3	μsec
Horizontal sync. signal valid time (Valid time of display data)	t7		320 × t1		usec
Horizontal sync. signal blanking time (Invalid time of display data)	t8	1.3	_		μsec
Frame frequency	1/t9	50	· —	60	Hz
Vertical sync. signal valid time	t10	t6	480 × t6	_	μsec
Vertical sync. signal blanking time	t11	1	_	t9 – t6	μSec
Vertical sync. signal rise wait time	t12	4 × 34	_	_	μSec
Vertical sync. rise timing	t13	34	_	t7+29	μsec

#### Connector





# LJ720U22

#### **Features**

 $\blacksquare$  Display format: 720 (W)  $\times$  400 (H) dots

■ Dot pitch ratio: 1:1

■ Input signal level: LS TTL level ■ Drive method: P-P symmetric drive

■ Structure: Baseplate

■ Net weight: Approx. 850g

#### ■ Absolute maximum ratings

(Ta=25°C)


Parameter	Symbol	Rating	Unit
Interface signal (Logic "H")	V <sub>IH</sub>	5.5	V
Interface signal (Logic "L")	V <sub>IL</sub>	- 0.5	V
Supply voltage (Logic)	VL	7	V
Supply voltage (Panel drive)	VD	18	V
Supply voltage (Panel drive)	V <sub>M</sub>	30	V
Operating temperature ·	Topr	0 to +55	°C
Storage temperature	Tstg	- 25 to +70	°C

#### ■ Corresponding connector:

HIF3BA-16D-2.54R (HIROSE) or equivalents

#### **Outline Dimensions**

(Unit:mm)



- / -	೯್ಲ		0	c	0	r	`
	1	=	/	Э,	-	ı	

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage (Logic)	VL	-	4.75	5.0	5.25	V
Supply current (Logic)	IL	V <sub>L</sub> =5V	50	_	400	mA
Supply voltage (Panel drive)	$V_{\mathbb{D}}$		14.25	15.0	15.75	V
Supply current (Panel drive)	ID	V <sub>D</sub> = 15V	50	_	600	mA
Supply voltage (Panel drive)	VM		23.75	25.0	26.25	V
Supply current (Panel drive)	l <sub>M</sub>	V <sub>M</sub> = 25V	25	_	600	mΑ
Power consumption	Pī	$V_L = 5V$ , $V_D = 15V$ , $V_M = 25V$	_	13	20	W
Luminance	$B_{ON}$	All dots lit	20	_	_	fL
Off luminance	$B_{OFF}$	All dots turned off	_		1.0	fL
Luminance distribution	△B⊳s	All dots lit			35	0/0

#### **Interface Signals**


Pin No.	Symbol	Description
A-1	D <sub>IN</sub> 0	Data signal for odd column
B-1	D <sub>IN</sub> 1	Data signal for even column
A-2	CKD	Data transfer clock
B-2	GND	Ground
A-3	H.D	Horizontal sync. signal
B-3	GND	Ground
A-4	V.D	Vertical sync. signal
B-4	RESET	
A-5	GND	Ground
B-5	GND	Ground
A-6	V <sub>M</sub>	+25V
B-6	V <sub>M</sub>	+25V
A-7	VL	+5V
B-7	$V_{L}$	+5V
A-8	VĐ	+15V
B-8	V <sub>D</sub>	+15V


#### **Interface Timing Ratings**

(Ta	=	259	C

Parameter	Symbol	Min.	Тур.	Max.	Unit
Clock frequency	1/Ta	8	10	12	MHz
Clock duty	Tα(H)/Tα × 100	45	_ `	55	9/0
Horizontal sync. signal cycle time	T <sub>H</sub>	40		49	μsec
Horizontal sync. signal blanking time	t <sub>нв</sub>	1	_	_	μsec
Vertical sync. signal blanking time	tve	1		$N\times T_{H}$	μsec
Vertical sync. signal valid time	t <sub>VA</sub>	400 × T <sub>H</sub>		_	μsec
Frame frequency	1/T <sub>V</sub>	50	60	61	Hz
Data signal delay time required	t <sub>DD</sub>	0.01	_	$T_{CL}$	μSec
Horizontal sync. signal delay time required	t <sub>HD</sub>	0.01	_	T <sub>CL</sub> /2	μS <del>O</del> C
Vertical sync. signal rise wait time	t <sub>VB</sub>	4 × 40	-	_	μSΘC
Vertical sync. rise timing	t <sub>VH</sub>	40	_ ;	Тнн + 35	μS <del>O</del> C

#### Connector





### LJ024U33

#### **Features**

■ Display format: 1024 (W) × 768 (H) dots

■ Dot pitch ratio: 1:1

■ Input signal level: H-CMOS level ■ Drive method: P-P symmetric drive

■ Structure: Baseplate

■ Detachable DC/DC converter

■ Net weight: Approx. 1050g (1200g\*)

\*Including DC/DC converter

#### ■ Absolute maximum ratings


(Ta=25°C)

Parameter	Symbol	Rating	Unit
Interface signal (Logic "H")	V <sub>IH</sub>	V <sub>L</sub> +0.5	V
Interface signal (Logic "L")	V <sub>IL</sub>	- 0.5	_ V _
Supply voltage (Logic)	VL	7	<u>V</u> .
Supply voltage (Panel drive)	Vo	27	V
Operating temperature	Topr	0 to +55	°C
Storage temperature	Tstg	-25 to +70	°C

#### **■** Corresponding connector:

MFC-34RPF/MFC-34RPFC or equivalents

(Honda Tsuushin Kougyo)




(Ta=25°C)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage (Logic)	VL		4.75	5.0	5.25	٧
Supply current (Logic)	İL	V <sub>L</sub> = 5V	200	_	700	mA
Supply voltage (Panel drive)	V <sub>D</sub>		22.8	24.0	25.2	V
Supply current (Panel drive)	Ιο	V <sub>D</sub> = 24V	300	_	1800	mΑ
Power consumption	$\mathbf{P}_{T}$	$V_{L} = 5V, V_{D} = 24V$	_	31	_	W
Luminance	$B_{ON}$	All dots lit	23	32	_	fL
Off luminance	$B_{OFF}$	All dots turned off	_	_	1.0	fL
Lumiance distribution	△B⊳s	All dots lit	_	_	35	%

Parameter	Symbol	Min.	Тур.	Max.	Unit
Latch period	T <sub>LC</sub>	35.6	37.0	38.8	μSΘC
XSCL period	T <sub>XSC</sub>	125		_	nsec
LP pulse width	W <sub>LP</sub>	70		_	nsec
XSCL "L" time	T <sub>xSL</sub>	_	60	_	nsec
XSCL pulse width	Wxsc	· —	60	_	nsec
· <del></del>	TLS1	200	_	_	
Latch timing	T <sub>LS2</sub>	200		_	
Later tilling	T <sub>1.83</sub>	100	· —	_	nsec
	TLS	10	_		
Data setup time	Tos	30	· —	_	nsec
Data hold time	Трн	30		_	nsec
DIN setup time	Tons	100	· _ ·	_	nsec
DIN hold time	Town	20		_	nsec
Input signal rise time	ţ,	<del>-</del>		•	nsec
Input signal fall time	t <sub>i</sub>	_	i		nsec

	Signals
Pin No. Symbol	

Pin No.	Symbol	Description
1	VL	Power supply for logic (+)
2	VL	Power supply for logic (+)
3	GND	Ground
4	GND	Ground
5	N.C	<del>-</del>
6	DIN	Sync. pulse
7	LP	Latch pulse
8	GND	Ground
9	XSCL	X shift clock
10	GND	Ground
11	UD0	8th display data signal
12	UD1	7th display data signal
13	UD2	6th display data signal
14	UD3	5th display data signal
15	UD4	4th display data signal
16	UD5	3rd display data signal
17	UD6	2nd display data signal
18	UD7	1st display data signal
19	GND	Ground
20	LD0	8th display data signal
21	LD1	7th display data signal
22	LD2	6th display data signal
23	LD3	5th display data signal
24	LD4	4th display data signal
25	LD5	3rd display data signal
26	LD6	2nd display data signal
27	LD7	1st display data signal
28	GND	Ground
29	GND	Ground
30	GND	Ground
31	GND	Ground
32	V <sub>D</sub>	Power supply for panel drive
33	V <sub>D</sub>	Power supply for panel drive
34	VD	Power supply for panel drive



<sup>\*</sup>  $(T_{XSC} - T_{XSC} - W_{XSC})/2$ 30 nsec max.

<sup>•</sup>  $T_{DLS} > 31 \mu sec$ ,  $T_{DIS} < 31 \mu sec$ 

■ Specifications are subject to change without notice. Therefore please confirm the latest specification sheet of your desired unit before designing product.

#### SHARP CORPORATION Japan

ELECTRONIC COMPONENTS SALES DEPT.
INTERNATIONAL SALES & MARKETING GROUP
-IC/ELECTRONIC COMPONENTS
22-22, NAGAIKE-CHO, ABENO-KU, OSAKA 545, JAPAN
PHONE: (06) 621-1221
TELEX. LABOMET A-B J63428
FAX: 6117-725300, 6117-725301, 6117-725302

NORTH AMERICA: SHARP ELECTRONICS CORPORATION

SHARP ELECTRONICS CONFORATION
Microelectronics Division
Sharp Plaza, Mahwah, New Jersey 07430 2135, U.S.A.
PHONE: (201) 529-8757
TELEX: 426903 (SHARPAM MAWA)
FAX: (201) 529-8759

EUROPE: SHARP ELECTRONICS (EUROPE) GmbH

SMARP ELECTRONICS (EUROPE) GMBH Microelectronics Division Sonninstraße 3,2000 Hamburg 1, F.R. Germany PHONE: (040) 23775-0 TELEX: 2161867 (HEEG D) FAX: (40) 231480

HONG KONG: SHARP-ROXY (HONG KONG) LTD.

3rd Business Division
Room 1701-1710, Admiralty Centre, Tower 1.
Harcourt Road, Honk Kong
PHONE: 8229311/8229348
TELEX: 74258 SRHL HX
FAX: 5297561/8660779

SINGAPORE: SHARP-ROXY SALES(SINGAPORE) PTE. LTD.
100G Pasir Panjang Road, Singapore 0511
PHONE: 4731911
TELEX: 55504 (SRSSIN RS)
FAX: 4794105

Distributed by:

Ref.No.HT515D SSHARP CORP. JUN90 K20ED

Printed in Japan