
## Embedded Lab - 1

Tiva C Series TM4C123GH6PM Port Initialization

### TIVA TM4C123G LaunchPad

- 32-bit ARM® Cortex™-M4
- System clock frequency up to 80 MHz
- E-book Link:
   http://users.ece.utexas.
   edu/~valvano/Volume1/
   E-Book/



## Port Initialization for GPIO usage

```
// Making PA2 an output
void port Init(void)
  volatile unsigned long delay;
  SYSCTL RCGC2 R \mid = 0x01;
                           // activate clock for Port A
  delay = SYSCTL RCGC2 R;
                                     // allow time for clock to start
  GPIO PORTA PCTL R &= ~0x000000F; // regular GPIO
  GPIO PORTA AMSEL R \&= \sim 0 \times 04; // disable analog function on PA2
  GPIO PORTA DIR R |= 0x04;
                            // set direction to output
  GPIO PORTA AFSEL R &= \sim 0 \times 04; // regular port function
  GPIO PORTA DEN R \mid = 0 \times 04; // enable digital port
```


Doubted: Lab 31 Jan 2018

### Port Initialization for GPIO usage

```
// Making PD3, PD0 an output
void PortD Init(void)
  volatile unsigned long delay;
  SYSCTL RCGC2 R \mid= 0x00000008; // 1) activate clock for Port D
  delay = SYSCTL RCGC2 R; // allow time for clock to start
  // only PFO needs to be unlocked, other bits can't be locked
  GPIO PORTD AMSEL R &= \sim 0 \times 00; // 3) disable analog on PD
  GPIO PORTD PCTL R = 0 \times 000000000; // 4) PCTL GPIO on PD
  GPIO PORTD DIR R \mid = 0 \times 09; // 5) PD30, PD3 as output
  GPIO PORTD AFSEL R &= \sim 0 \times 09; // 6) disable alt funct on PDO, PD3
 GPIO PORTD DEN R = 0x09; // 7) enable digital I/O on PDO, PD3
```


# System Control Run mode Clock Gating Control 2 (SYSCTL\_RCG2)

RCGC2: pg-462



#### **PCTL**


PCTL:pg-686



Each four bits represent one pin
If PMC0 is 0000 then pin 0 acts as GPIO
Similarly If PMC1 is 0000 then pin 1 acts as GPIO

#### **AMSEL**

AMSEL:pg-684



Bits 0 to 7 represent pins 0 to 7 on a port


If bit value '0' corresponding pin works as non-Analog pin

f bit value '1' corresponding pin behaves as analog pin

#### DIR

• We set the direction register (e.g., GPIO\_PORTF\_DIR\_R) to specify which pins are input and which are output.


**DIR**: pg-660



#### **AFSEL**

➤ Individual port pins can be general purpose I/O (GPIO) or have an alternate function. We set bits in the alternate function register (e.g., GPIO\_PORTF\_AFSEL\_R) when we wish to activate the alternate functions.

AFSEL:pg-669



Bits 0 to 7 represent pins 0 to 7 on a port

If bit value '0' corresponding pin behaves as GPIO


f bit value '1' corresponding pin functions as the

associated peripheral

#### DEN

• For each I/O pin we wish to use whether GPIO or alternate function, we must enable the digital circuits by setting the bit in the enable register (e.g., GPIO\_PORTF\_DEN\_R).

**DEN**:pg-680



Bits 0 to 7 represent pins 0 to 7 on a port


If bit value '0' corresponding pin works as non-digital pin

f bit value '1' corresponding pin behaves as digital pin

## Basic Bit-wise Operations for Register Access

- OR
  - E.g., REG |= 0x08
  - Means, REG = REG | 0x08. Sets bit 3 (0x08h= 1000 binary) to 1
     without changing the other bits. Handy to set to 1 just the bits you want
- AND &
  - E.g., REG &= ~( 0x08)
  - Means, REG = REG &  $\sim$ (0x08) = REG &  $\sim$ (0000 1000) = REG & (1111 0111). Sets bit 3 to 1 without changing the other bits. Handy to set to 0 (clear) just the bits you want

#### Switch and LED interface



#### Port F intialization

```
void PortF Init(void)
  volatile unsigned long delay;
  SYSCTL RCGC2 R \mid= 0x00000020;  // 1) activate clock for Port F
  delay = SYSCTL RCGC2 R;
                                   // allow time for clock to start
  GPIO PORTF LOCK R = 0x4C4F434B;
                                   // 2) unlock GPIO Port F
  GPIO PORTF CR R = 0x1F; // allow changes to PF4-0
  // only PFO needs to be unlocked, other bits can't be locked
  GPIO PORTF AMSEL R = 0 \times 00;
                                   // 3) disable analog on PF
  GPIO PORTF PCTL R = 0 \times 000000000; //4) PCTL GPIO on PF4-0
  GPIO PORTF DIR R = 0 \times 0 E;
                                   // 5) PF4, PF0 in, PF3-1 out
  GPIO PORTF AFSEL R = 0 \times 00;
                                   // 6) disable alt funct on PF7-0
  GPIO PORTF PUR R = 0 \times 11;
                                   // enable pull-up on PF0 and PF4
  GPIO PORTF DEN R = 0x1F;
                                    // 7) enable digital I/O on PF4-0
```