```
COUNTER:
module updown counter 4bit (input clock, reset, count up, output reg
[3:0] count);
     always @(posedge clock or posedge reset)
     begin
                 if (reset)
                 count = 4'b0000;
                 else
                 if (count_up)
                      count = count + 1;
                 else
                      count = count - 1;
     end
endmodule
TESTBENCH:
module Lab3_Testbench();
reg clock, reset, count up;
wire [3:0] count;
updown counter 4bit counter (clock, reset, count up, count);
initial begin
clock = 0;
reset = 1;
count_up = 1;
forever #5 clock = ~clock;
end
initial begin
#10 \text{ reset} = 0;
#120 reset = 1;
end
initial begin
#50 count up = 0;
#40 count_up = 1;
end
```

endmodule

