논리회로 및 실험

4주차

AND GATE

INPUT		OUTPUT
Α	В	A AND B
0	0	0
0	1	0
1	0	0
1	1	1

OR GATE

INPUT		OUTPUT
Α	В	A OR B
0	0	0
0	1	1
1	0	1
1	1	1

XOR GATE

INPUT		OUTPUT
Α	В	A XOR B
0	0	0
0	1	1
1	0	1
1	1	0

```
//GATE.V
module GATE(
       A,B,
       X,Y,Z
input A,B;
output X,Y,Z;
assign X=A B;
assign Y=A B;
assign Z=A B;
```

endmodule





