논리회로 및 실험

5주차

NAND GATE

INPUT		OUTPUT
Α	В	A NAND B
0	0	1
0	1	1
1	0	1
1	1	0

NOR GATE

INPUT		OUTPUT
Α	В	A NOR B
0	0	1
0	1	0
1	0	0
1	1	0

XNOR GATE

Input		Output
Α	В	A XNOR B
0	0	1
0	1	0
1	0	0
1	1	1

```
//GATE.V
module GATE(
     A,B,
     X,Y,Z
input A,B;
output X,Y,Z;
assign X=
assign Y=
assign Z=
```

endmodule