

# 논리회로 및 실험

2주차





Download Selected Files

#### **Download Link**


## # 1 in Performance & Productivity for CPLD, FPGA, SoC FPGA, and HardCopy® ASIC designs


Design Software v13.0








### 방법 1 방법 2






















#### Click









```
--COUNT 8BIT.VD
     LIBRARY IEEE;
     USE IEEE STD LOGIC 1164 ALL;
     USE IEEE.STD LOGIC UNSIGNED.ALL;
    ENTITY COUNT 8BIT IS
    PORT (
 9
        RESETN: IN STD LOGIC; -- RESET
        CLK: IN STD_LOGIC; --CLOCK BUTTON
10
11
12
        COUNT OUT:OUT STD LOGIC VECTOR (7 DOWNTO 0) -- LED OUTPUT
13
     END COUNT_8BIT;
14
15
    ☐ARCHITECTURE HB OF COUNT_8BIT IS
16
17
18
     SIGNAL CNT_8BIT:STD_LOGIC_VECTOR(7 DOWNTO 0);
19
20
    BEGIN
21
    □ PROCESS (RESETN, CLK)
    BEGIN
    ☐ IF RESETN='1' THEN
       CNT_8BIT<=(OTHERS=>'0');
    ELSIF CLK'EVENT AND CLK='1' THEN
          IF CNT 8BIT="11111111" THEN
          CNT_8BIT<=(OTHERS=>'0');
          ELSE
29
          CNT_8BIT<=CNT_8BIT+1;
31
          END IF;
32
      END IF:
33
     END PROCESS;
34
35
     COUNT_OUT<=CNT_8BIT;
36
     END HB;
37
```









#### **Project > Add/remove Files in Project**





#### **Processing > Start > Start Analysis & Elaboration**






#### Report

#### 결과

- 프로젝트 디렉토리 캡쳐
- 소스코드 첨부 및 설명



#### 예비

- 없음