













CSD16415Q5

SLPS259A - DECEMBER 2011 - REVISED SEPTEMBER 2015

CSD16415Q5 25-V N-Channel NexFET™ Power MOSFET

Features


- Ultralow Q_a and Q_{ad}
- Very Low On-Resistance
- Low Thermal Resistance
- Avalanche Rated
- Pb-Free Terminal Plating
- **RoHS Compliant**
- Halogen-Free

2 Applications

- Point-of-Load Synchronous Buck Converter for Applications in Networking, Telecom, and Computing Systems
- Optimized for Synchronous FET Applications

3 Description

This 25 V, 1.3 m Ω , 5 x 6 mm SON NexFETTM power MOSFET has been designed to minimize losses in power conversion applications.



R_{DS(ON)} vs V_{GS} 5 $T_C = 25^{\circ}C$, $I_D = 40$ A 4.5 $T_C = 125^{\circ}C$, $I_D = 40 A$ R_{DS(on)} - On-State Resistance (mΩ) 4 3.5 3 2.5 2 1.5 0.5 0 3 4 5 10 V_{GS} - Gate-to-Source Voltage (V)

Product Summary

$T_A = 25$	°C	VALU	IE	UNIT		
V_{DS}	Drain-to-Source Voltage	25		V		
Q_g	Gate Charge, Total (4.5 V)	e Charge, Total (4.5 V) 21				
Q_{gd}	Gate Charge, Gate-to-Drain	5.2	5.2			
В	Drain-to-Source On	V _{GS} = 4.5 V	1.5	mΩ		
R _{DS(on)}	Resistance	V _{GS} = 10 V 0.99		mΩ		
V _{GS(th)}	Threshold Voltage	1.5	V			

Device Information⁽¹⁾

DEVICE	PACKAGE	MEDIA	QTY	SHIP
CSD16415Q5	SON 5-mm × 6-mm Plastic Package	13-inch Reel	2500	Tape and Reel

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

Absolute Maximum Natings									
$T_A = 25$	°C	VALUE	UNIT						
V_{DS}	Drain-to-Source Voltage	25	٧						
V_{GS}	Gate-to-Source Voltage	-12 to 16	٧						
I _D	Continuous Drain Current (Package Limited)	100							
	Continuous Drain Current (Silicon Limited), T _C = 25°C ⁽¹⁾	261	Α						
	Continuous Drain Current ⁽¹⁾	38							
I _{DM}	Pulsed Drain Current, T _A = 25°C ⁽²⁾	200	Α						
п	Power dissipation ⁽¹⁾	3.2	W						
P_D	Power Dissipation, , T _C = 25°C	156	VV						
T _J , T _{stg}	Operating Junction and Storage Temperature	-55 to 150	°C						
E _{AS}	Avalanche Energy, Single-Pulse $I_D = 100$ A, $L = 0.1$ mH, $R_G = 25$ Ω	500	mJ						

- $R_{\theta JA}$ = 40°C/W on 1 in² (6.45 cm²) Cu [2 oz. (0.071 mm thick)] on 0.060 inch (1.52 mm) thick FR4 PCB. Max $R_{\theta JC}$ = 0.8°C/W, pulse duration ≤100 μs , duty cycle ≤1%

Gate Charge






Table of Contents

2 3 4	Features 1 Applications 1 Description 1 Revision History 2 Specifications 3 5.1 Electrical Characteristics 3 5.2 Thermal Information 3 5.3 Thermal MOSEET Characteristics 4	6.2 Trademarks	
6	5.2 Thermal Information	7.2 Recommended PCB Pattern	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Original (August 2014) to Revision A	Page
•	Added part number to title	1
•	Enhanced Description	1
•	Added Device and Documentation Support section and Mechanical, Packaging, and Orderable Information section.	1
•	Updated pulsed current	1
•	Updated Figure 1 to a normalized R _{BJC} curve	4
•	Updated the SOA in Figure 10	5
•	Deleted Package Marking Information section at the end of the data sheet	10



5 Specifications

5.1 Electrical Characteristics

 $T_A = 25^{\circ}C$ (unless otherwise noted)

1 _A = 25	C (unless otherwise noted)					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS					
BV_{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	25			V
I_{DSS}	Drain-to-Source Leakage Current	$V_{GS} = 0 \text{ V}, V_{DS} = 20 \text{ V}$			1	μΑ
I_{GSS}	Gate-to-Source Leakage Current	$V_{DS} = 0 \text{ V}, V_{GS} = -12 \text{ V} \text{ to } 16 \text{ V}$			100	nA
$V_{GS(th)}$	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	1.2	1.5	1.9	V
ь	Drain-to-Source On Resistance	$V_{GS} = 4.5 \text{ V}, I_D = 40 \text{ A}$		1.5	1.8	$m\Omega$
R _{DS(on)}	Diam-to-Source Off Resistance	$V_{GS} = 10 \text{ V}, I_D = 40 \text{ A}$		0.99	1.15	$m\Omega$
9 _{fs}	Transconductance	$V_{DS} = 15 \text{ V}, I_D = 40 \text{ A}$		168		S
DYNAMI	IC CHARACTERISTICS					
C _{ISS}	Input Capacitance			3150	4100	рF
C _{OSS}	Output Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 12.5 \text{ V}, f = 1 \text{ MHz}$		2530	3300	рF
C _{RSS}	Reverse Transfer Capacitance			175	230	рF
R_g	Series Gate Resistance			1.2	2.4	Ω
Q_g	Gate Charge Total (4.5 V)			21	29	nC
Q_{gd}	Gate Charge, Gate-to-Drain	V 40.5 V ID 40.4		5.2		nC
Q _{gs}	Gate Charge, Gate-to-Source	V _{DS} = 12.5 V, ID = 40 A		8.3		nC
Qg(th)	Gate Charge at Vth			4.8		nC
Q _{OSS}	Output Charge	V _{DS} = 15 V, V _{GS} = 0 V		55		nC
t _{d(on)}	Turnon Delay Time			16.6		ns
t _r	Rise Time	V _{DS} = 12.5 V, V _{GS} = 4.5 V, I _D = 40 A		30		ns
t _{d(off)}	Turn Off Delay Time	$R_G = 2 \Omega$		20		ns
t _f	Fall Time			12.7		ns
DIODE C	CHARACTERISTICS					
V_{SD}	Diode Forward Voltage	I _S = 40 A, V _{GS} = 0 V		0.85	1	V
Q _{rr}	Reverse Recovery Charge	$V_{DD} = 15 \text{ V}, I_F = 40 \text{ A}, \text{ di/dt} = 300 \text{ A/}\mu\text{s}$		72		nC
t _{rr}	Reverse Tecovery Time	$V_{DD} = 15 \text{ V}, I_F = 40 \text{ A}, \text{ di/dt} = 300 \text{ A/}\mu\text{s}$		45		ns

5.2 Thermal Information

 $T_A = 25$ °C (unless otherwise noted)


	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Thermal resistance, junction-to-case (1)			0.8	°C/W
$R_{\theta JA}$	Thermal resistance, junction-to-ambient (1) (2)			50	°C/W

⁽¹⁾ R_{BJC} is determined with the device mounted on a 1 inch (2.54 cm) square, 2 oz. (0.071 mm thick) Cu pad on a 1.5 inch x 1.5 inch (3.81 cm x 3.81 cm), 0.060 inch (1.52 mm) thick FR4 board. R_{BJC} is specified by design, whereas R_{BJA} is determined by the user's board design.


(2) Device mounted on FR4 material with 1 inch² (6.45 cm²) of 2 oz. (0.071 mm thick) Cu.

Copyright © 2011–2015, Texas Instruments Incorporated






Max $R_{\theta JA} = 50^{\circ}\text{C/W}$ when mounted on 1 inch² (6.45 cm²) of 2 oz. (0.071 mm thick) Cu.



Max $R_{\theta JA} = 125^{\circ}\text{C/W}$ when mounted on minimum pad area of 2 oz. (0.071 mm thick) Cu.

5.3 Typical MOSFET Characteristics

 $T_A = 25$ °C (unless otherwise noted)




Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated



Typical MOSFET Characteristics (continued)

 $T_A = 25$ °C (unless otherwise noted)



Copyright © 2011–2015, Texas Instruments Incorporated

Figure 6. Threshold Voltage vs Temperature


Submit Documentation Feedback

Figure 7. On-Resistance vs Gate Voltage



Typical MOSFET Characteristics (continued)

 $T_A = 25$ °C (unless otherwise noted)







Figure 8. On-Resistance vs Temperature

Figure 9. Typical Diode Forward Voltage






Figure 10. Maximum Safe Operating Area

Figure 11. Single-Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature



6 Device and Documentation Support

6.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Lise

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.2 Trademarks

NexFET, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

6.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.4 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.





7 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Q5 Package Dimensions










M0140-01

DIM	MI	LLIMETERS		INCHES					
DIIVI	MIN	TYP	MAX	MIN	TYP	MAX			
Α	0.950		1.050	0.037		0.039			
b	0.360		0.460	0.014		0.018			
С	0.150		0.250	0.006		0.010			
c1	0.150		0.250	0.006		0.010			
D1	4.900		5.100	0.193		0.201			
D2	4.320		4.520	0.170		0.178			
Е	4.900		5.100	0.193		0.201			
E1	5.900		6.100	0.232		0.240			
E2	3.920		4.12	0.154		0.162			
е		1.27			0.050				
K	0.760			0.030					
L	0.510		0.710	0.020		0.028			
θ	0.00								



7.2 Recommended PCB Pattern




DIM	MILLIMETERS	INCHES	
DIM	MIN MA	X MIN	MAX
F1	6.205 6.30	5 0.244	0.248
F2	4.460 4.56	0.176	0.180
F3	4.460 4.56	0.176	0.180
F4	0.650 0.70	0.026	0.028
F5	0.620 0.67	0.024	0.026
F6	0.630 0.68	0.025	0.027
F7	0.700 0.80	0.028	0.031
F8	0.650 0.70	0.026	0.028
F9	0.620 0.67	0.024	0.026
F10	4.900 5.00	0.193	0.197
F11	4.460 4.56	0 0.176	0.180

For recommended circuit layout for PCB designs, see *Reducing Ringing Through PCB Layout Techniques* (SLPA005).

Copyright © 2011–2015, Texas Instruments Incorporated



7.3 Q5 Tape and Reel Information



Notes:

- 1. 10 sprocket hole pitch cumulative tolerance ±0.2
- 2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm
- 3. Material: black, static-dissipative polystyrene
- 4. All dimensions are in mm (unless otherwise specified)
- 5. A0 and B0 measured on a plane 0.3 mm above the bottom of the pocket
- 6. MSL1 260°C (IR and Convection) PbF Reflow Compatible



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD16415Q5	ACTIVE	VSON-CLIP	DQH	8	2500	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	CSD16415	Samples
CSD16415Q5T	ACTIVE	VSON-CLIP	DQH	8	250	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	CSD16415	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD16415Q5T	VSON- CLIP	DQH	8	250	178.0	12.4	6.3	5.3	1.2	8.0	12.0	Q1


PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	CSD16415Q5T	VSON-CLIP	DQH	8	250	180.0	180.0	79.0



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
 - B. This drawing is subject to change without notice.
 - C. Small Outline No-Lead (SON) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - A Metalized features are supplier options and may not be on the package.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated