





## JLINK 在 ADS 下调试 LPC2210 相关说明

在 RAM 中调试的设置：





自己写了个 SETUP 文件





SETUP 的内容如下：


```
SetJTAGSpeed(30);
Reset(0);
DisableChecks();
Write32(0xE01FC080, 0x00000000);    // Disable PLL
Write32(0xE002C014, 0x0F814914);    // PINSEL2
Write32(0xFFE00000, 0x10001460);    // BCFG0
Write32(0xFFE00004, 0x10001460);    // BCFG1
Write32(0xFFE00008, 0x1000FFEF);    // BCFG2
Write32(0xFFE0000C, 0x10001C61);    // BCFG3


EnableChecks();
SetJTAGSpeed(1000);
```

其它选项不用理会，按默认即可。










调试信息：



ARM RDI 1.5.1 -> ASYNC RDI Protocol Converter ADS v1.2 [Build number 805]. Copyright (c) ARM Limited 2001.

J-Link RDI DLL V3.74i, compiled Sep 11 2007 14:43:30

J-Link ARM DLL V3.74i, compiled Sep 11 2007 14:43:07

Firmware: J-Link compiled Jun 28 2007 10:45:08 ARM Rev.5

Hardware: V5.40

S/N : 20078744

OEM : IAR

Feature(s) : RDI,FlashDL,FlashBP,JFlash,GDBFull

VTarget = 3.248V

Found 1 JTAG device, Total IRLen = 4:

Id of device #1: 0x4F1F0F0F

Found ARM with core Id 0x4F1F0F0F (ARM7)

ETM V1.2: 1 pair of addr. comp., 0 data comp., 4 mem-map decoders, 1 counter

J-Link RDI DLL V3.74i, compiled Sep 11 2007 14:43:30

J-Link ARM DLL V3.74i, compiled Sep 11 2007 14:43:07

Firmware: J-Link compiled Jun 28 2007 10:45:08 ARM Rev.5

Hardware: V5.40

S/N : 20078744

OEM : IAR

Feature(s) : RDI,FlashDL,FlashBP,JFlash,GDBFull

VTarget = 3.242V

Found 1 JTAG device, Total IRLen = 4:

Id of device #1: 0x4F1F0F0F


Found ARM with core Id 0x4F1F0F0F (ARM7)

ETM V1.2: 1 pair of addr. comp., 0 data comp., 4 mem-map decoders, 1 counter



## FLASH 烧写

对于 FLASH 的烧录 SST39VF1601 系列建议用 Setup\_JLinkARM\_V340d.zip 来烧录；较为稳定，在新版本的 Setup\_JLinkARM 对 SST 的 FLASH 算法有改变，其它的不会。



**Project settings**

General | JTAG | CPU | Flash | Production

☒ CPU ARM7/ARM9 ☒ Check core ID  
ID 4F1F0F0F

☐ MCU ☒ Use target RAM (faster)  
Addr 40000000 16 KB


Endian Little ☒ Enable DCC mode (faster)

Use following init sequence:


#	Type	Value0	Value1	Comment
0	Reset		0 ms	Reset and halt target
1	Write 32bit	0xE01FC080	0x00000000	Disable PLL
2	Write 32bit	0xE002C014	0x0F814914	PINSEL2
3	Write 32bit	0xFFE00000	0x1000FFEF	BCFG0
4	Write 32bit	0xFFE00004	0x1000FFEF	BCFG1



Add Insert Delete Edit Up Down


确定 取消 应用 (A)



接下来擦除 FLASH








烧录一闪而过.....





FLASH 调试也是同理，但先要用 JFLASH 烧录 FLASH 然后再调试。  
和 RAM 差不多。  
只是入口不同。。

打开工程：




选择 FLASH 调试






运行到断点处：



全速后按暂停





关于 INI 配置，  
也是根据工程文件中的 startup.s 来进行的

/\* Define the Bus Speed \*/

```
BCFG0      EQU      0xFFE00000      ;// Control Word of BANK0 / CS0
BCFG1      EQU      0xFFE00004      ;// Control Word of BANK1 / CS1
BCFG2      EQU      0xFFE00008      ;// Control Word of BANK2 / CS2
BCFG3      EQU      0xFFE0000C      ;// Control Word of BANK3 / CS3
```

```
BCFG_08DEF EQU      0x00000000      ;// 8Bit Bus
BCFG_16DEF EQU      0x10000400      ;// 16Bit Bus
BCFG_32DEF EQU      0x20000400      ;// 32Bit Bus
```

```
;// | IDCY | WST1 | WST2
;// | Idle width | Read width | Write width
;// | 0x00 ~ 0x0f | 0x00 ~ 0x1f | 0x00~0x1f
BCFG_FLASH EQU      (BCFG_16DEF | (0x00<<00) | (0x03<<05) | (0x02<<11)) ;//
For 90ns Flash
BCFG_PSRAM EQU      (BCFG_16DEF | (0x00<<00) | (0x03<<05) | (0x02<<11)) ;// For
```

70ns PSRAM

BCFG\_CS2 EQU (BCFG\_16DEF | (0x0f<<00) | (0x1f<<05) | (0x1f<<11)) ;//  
Blank

BCFG\_CS3 EQU (BCFG\_16DEF | (0x01<<00) | (0x03<<05) | (0x03<<11)) ;// For  
Peripheral Equipment

ResetInit

;Initial extenal bus controller.

;初始化外部总线控制器，根据目标板决定配置

```
        LDR    R0, =PINSEL2
IF :DEF: EN_CRP
        LDR    R1, =0x0f814910
ELSE
        LDR    R1, =0x0f814914
ENDIF
        STR    R1, [R0]


        LDR    R0, =BCFG0
        LDR    R1, =BCFG_FLASH
        STR    R1, [R0]

        LDR    R0, =BCFG1
        LDR    R1, =BCFG_PSRAM
        STR    R1, [R0]

        LDR    R0, =BCFG2
        LDR    R1, =BCFG_CS2
        STR    R1, [R0]

        LDR    R0, =BCFG3
        LDR    R1, =BCFG_CS3
        STR    R1, [R0]
```

对应就是：



MCU123.COM

2007-09-18

超前科技开发网